{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T08:02:37Z","timestamp":1648972957749},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,3,2]],"date-time":"2014-03-02T00:00:00Z","timestamp":1393718400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1007\/s11227-014-1139-4","type":"journal-article","created":{"date-parts":[[2014,3,3]],"date-time":"2014-03-03T23:08:28Z","timestamp":1393888108000},"page":"1048-1067","source":"Crossref","is-referenced-by-count":2,"title":["Cache vulnerability mitigation using an adaptive cache coherence protocol"],"prefix":"10.1007","volume":"68","author":[{"given":"Mohammad","family":"Maghsoudloo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid R.","family":"Zarandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,3,2]]},"reference":[{"key":"1139_CR1","unstructured":"Kumar S, Hari S, Li M, Ramachandran P, Choi B, Adve S (2009) mSWAT: low-cost hardware fault detection and diagnosis for multicore systems. in: 42th Annual International Symposium on Microarchitecture"},{"key":"1139_CR2","doi-asserted-by":"crossref","unstructured":"Reis G, Chang J, Vachharajani N, Rangan R, August D (2005) SWIFT: software implemented fault tolerance. In: 3rd International Symposium on Code Generation and Optimization","DOI":"10.1109\/CGO.2005.34"},{"key":"1139_CR3","doi-asserted-by":"crossref","unstructured":"Kim J, Hardavellas N, Mai K, Falsafi B, Hoe J (2007) Multi-bit error tolerant caches using two-dimensional error coding. In: 40th IEEE\/ACM International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2007.19"},{"key":"1139_CR4","doi-asserted-by":"crossref","unstructured":"Manoochehri M, Annavaram M, Dubois M (2011) CPPC: correctable parity protected cache. In: 38th ACM\/IEEE International Symposium on Computer, Architecture","DOI":"10.1145\/2000064.2000091"},{"key":"1139_CR5","doi-asserted-by":"crossref","unstructured":"Alameldeen A, Wagner I, Chishti Z, Wu W, Wilkerson C, Lu S (2011) Energy-efficient cache design using variable-strength error-correcting codes. In: 38th International Symposium on Computer, Architecture","DOI":"10.1145\/2000064.2000118"},{"key":"1139_CR6","doi-asserted-by":"crossref","unstructured":"Wang S, Hu J, Ziavras S (2009) On the characterization and optimization of on-chip cache reliability against soft errors. IEEE Trans Comput 58:1171\u20131184","DOI":"10.1109\/TC.2009.33"},{"key":"1139_CR7","doi-asserted-by":"crossref","unstructured":"Zhang W (2005) Replication cache: a small fully associative cache to improve data cache reliability. IEEE Trans Comput 54:1547\u20131555","DOI":"10.1109\/TC.2005.202"},{"key":"1139_CR8","doi-asserted-by":"crossref","unstructured":"Zhang W, Gurumurthi S, Kandemir M, Sivasubramaniam A (2003) ICR: in-cache replication for enhancing data cache reliability. In: 33rd International Conference on Dependable Systems and Networks","DOI":"10.1109\/DSN.2003.1209939"},{"key":"1139_CR9","doi-asserted-by":"crossref","unstructured":"Sasan A, Homayoun H, Eltawil A, Kurdahi F (2009) A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache). In: 11th International Conference on Compilers Architecture and Synthesis for Embedded Systems","DOI":"10.1145\/1629395.1629431"},{"key":"1139_CR10","doi-asserted-by":"crossref","unstructured":"Yoon D, Erez M (2009) Memory mapped ECC: low-cost error protection for last level caches. In: 36th International Symposium on Computer, Architecture","DOI":"10.1145\/1555754.1555771"},{"key":"1139_CR11","doi-asserted-by":"crossref","unstructured":"Chishti Z, Alameldeen A, Wilkerson C, Wu W, Lu S (2009) Improving cache lifetime reliability at ultra-low voltages. In: 42th Annual International Symposium on Microarchitecture","DOI":"10.1145\/1669112.1669126"},{"key":"1139_CR12","doi-asserted-by":"crossref","unstructured":"Archibald J, Baer J (1986) Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Trans Comput Syst 4: 273\u2013298","DOI":"10.1145\/6513.6514"},{"key":"1139_CR13","doi-asserted-by":"crossref","unstructured":"Yang Q, Bhuyan L, Liu B (1989) Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor. IEEE Trans Comput 28:1148\u20131153","DOI":"10.1109\/12.30868"},{"key":"1139_CR14","doi-asserted-by":"crossref","unstructured":"Hackenberg D, Molka D, Nagel W (2009) Comparing cache architectures and coherency protocols on x86\u201364 multicore SMP systems. In: 42th Annual International Symposium on Microarchitecture","DOI":"10.1145\/1669112.1669165"},{"key":"1139_CR15","doi-asserted-by":"crossref","unstructured":"Martin M, Hill M, Sorin D (2012) Why on-chip cache coherence is here to stay. Commun ACM 55:78\u201389","DOI":"10.1145\/2209249.2209269"},{"key":"1139_CR16","doi-asserted-by":"crossref","unstructured":"Woo S, Ohara M, Torrie E, Singh J, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. In: 28th Annual International Symposium on Microarchitecture","DOI":"10.1145\/223982.223990"},{"key":"1139_CR17","unstructured":"SESC (2005) http:\/\/sesc.sourceforge.net"},{"key":"1139_CR18","unstructured":"Ando H, Seki K, Sakashita S, Aihara M, Kan R, Imada K, Itoh M, Nagai M, Tosaka Y, Takahisa K, Hatanaka K (2007) Accelerated testing of a 90nm SPARC64 V microprocessor for neutron SER. IEEE Workshop on Silicon Errors in Logic-System Effects"},{"key":"1139_CR19","doi-asserted-by":"crossref","unstructured":"Kessler R (1999) The alpha 21264 microprocessor. IEEE Micro Mag 19:24\u201336","DOI":"10.1109\/40.755465"},{"key":"1139_CR20","unstructured":"Quach N (2000) High availability and reliability in the Itanium processor. IEEE Micro Mag 20: 103\u2013114"},{"key":"1139_CR21","doi-asserted-by":"crossref","unstructured":"Li L, Degalahal V, Vijaykrishnan N, Kandemir M, Irwin M (2004) Soft error and energy consumption interactions: a data cache perspective. In: International Symposium on Low Energy Electronics and Design","DOI":"10.1145\/1013235.1013273"},{"key":"1139_CR22","unstructured":"CACTI 6.5 (2010) http:\/\/www.cs.utah.edu\/.rajeev\/cacti6.5\/"},{"key":"1139_CR23","doi-asserted-by":"crossref","unstructured":"Bailey DH (1990) FFT\u2019s in external or hierarchical memory. J Supercomput","DOI":"10.1007\/BF00162341"},{"key":"1139_CR24","doi-asserted-by":"crossref","unstructured":"Hanrahan P, Salzman D, Aupperle L (1991) A rapid hierarchical radiosity algorithm. In: International Conference on Special Interest Group on Graphics and Interactive Techniques, vol25, pp 197\u2013206","DOI":"10.1145\/122718.122740"},{"key":"1139_CR25","unstructured":"Derhacobian N (2004) The SER Challenge. International Workshop on Memory Technology, Desig and Test"},{"key":"1139_CR26","doi-asserted-by":"crossref","unstructured":"Chen G, Sylvester D, Blaauw D, Mudge T (2010) Yield-driven near-threshold SRAM design. In: IEEE Transactions on Very Large Scale Integration Systems","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"1139_CR27","doi-asserted-by":"crossref","unstructured":"Baumann R (2001) Soft errors in advanced semiconductor devices part I: the three radiation sources. IEEE Trans Dev Mater Reliab 1: 17\u201322","DOI":"10.1109\/7298.946456"},{"key":"1139_CR28","doi-asserted-by":"crossref","unstructured":"Baumann R (2005) Soft errors in advanced computer systems. IEEE Des Test Comput 22:258\u2013266","DOI":"10.1109\/MDT.2005.69"},{"key":"1139_CR29","doi-asserted-by":"crossref","unstructured":"Mukherjee S, Emer J, Reinhardt S (2005) The soft error problem: an architectural perspective. In: IEEE International Symposium on High-Performance Computer Architecture","DOI":"10.1109\/HPCA.2005.37"},{"key":"1139_CR30","doi-asserted-by":"crossref","unstructured":"Mukherjee S, Emer J, Fossum T, Reinhardt S (2004) Cache scrubbing in microprocessors: myth or necessity?. In: EEE International Symposium on Pacific Rim Dependable Computing","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"1139_CR31","doi-asserted-by":"crossref","unstructured":"Li X, Adve S, Bose P, Rivers J (2007) Architecture-level soft error analysis: examining the limits of common assumptions. In: IEEE International Conference on Dependable Systems and Networks","DOI":"10.1109\/DSN.2007.15"},{"key":"1139_CR32","doi-asserted-by":"crossref","unstructured":"Asadi H, Sridharan V, Tahoori M, Kaeli D (2005) Balancing performance and reliability in the memory hierarchy. In: The International Symposium on Performance Analysis of Systems and Software","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"1139_CR33","unstructured":"Binkert N, Hsu L, Saidi A, Dreslinski R, Schultz A, Reinhardt S (2005) Analyzing NIC overheads in network-intensive workloads. In: The 8 $$^{th}$$ t h Workshop on Computer Architecture Evaluation using Commercial Workloads"},{"key":"1139_CR34","unstructured":"Saidi A, Binkert N, Hsu L, Reinhardt S (2005) Performance validation of network-intensive workloads on a full-system simulator. Computer Science and Engineering Division (The University of Michigan)"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1139-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1139-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1139-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T03:41:33Z","timestamp":1565235693000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1139-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,2]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["1139"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1139-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3,2]]}}}