{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:26:39Z","timestamp":1771025199455,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,3,28]],"date-time":"2014-03-28T00:00:00Z","timestamp":1395964800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1007\/s11227-014-1166-1","type":"journal-article","created":{"date-parts":[[2014,3,27]],"date-time":"2014-03-27T20:35:44Z","timestamp":1395952544000},"page":"1214-1234","source":"Crossref","is-referenced-by-count":10,"title":["Adaptive load balancing in learning-based approaches for many-core embedded systems"],"prefix":"10.1007","volume":"68","author":[{"given":"F.","family":"Farahnakian","sequence":"first","affiliation":[]},{"given":"M.","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Daneshtalab","sequence":"additional","affiliation":[]},{"given":"P.","family":"Liljeberg","sequence":"additional","affiliation":[]},{"given":"J.","family":"Plosila","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,3,28]]},"reference":[{"issue":"2","key":"1166_CR1","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.191995","volume":"26","author":"LM Ni","year":"1993","unstructured":"Ni LM, McKinley PK (1993) A survey of wormhole routing techniques in direct networks. Computer 26(2):62\u201376","journal-title":"Computer"},{"key":"1166_CR2","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Tenhunen H (2011) Agent-based on-chip network using efficient selection method. In: Proceedings of 19th IFIP\/IEEE International Conference on very large scale integration (VLSI-SoC), pp 284\u2013289.","DOI":"10.1109\/VLSISoC.2011.6081593"},{"key":"1166_CR3","doi-asserted-by":"crossref","unstructured":"Dehyadegari M et al. (2011) An adaptive fuzzy logic-based routing algorithm for networks-on-chip. In: Proceedings of 13th IEEE\/NASA-ESA International Conference on adaptive hardware and systems (AHS), pp 208\u2013214.","DOI":"10.1109\/AHS.2011.5963937"},{"key":"1166_CR4","volume-title":"Reinforcement learning","author":"RS Sutton","year":"2000","unstructured":"Sutton RS, Barto AG (2000) Reinforcement learning. MIT Press, Cambridge, An introduction"},{"key":"1166_CR5","unstructured":"Watkins CJCH, Dayan P (1992) Q-Learning. In: Proceedings on machine learning, pp 279\u2013292."},{"key":"1166_CR6","first-page":"671","volume":"6","author":"JA Boyan","year":"1994","unstructured":"Boyan JA, Littman ML (1994) Packet routing in dynamically changing networks: a reinforcement learning approach. Adv Neural Inf Process Syst 6:671\u2013678","journal-title":"Adv Neural Inf Process Syst"},{"key":"1166_CR7","unstructured":"Kumar S, Miikkulainen R (1997) Dual reinforcement Q-routing: an on-line adaptive routing algorithm. In: Proceedings of the artificial neural networks in engineering Conference, pp 231\u2013238."},{"key":"1166_CR8","doi-asserted-by":"crossref","unstructured":"Schonwald T, Zimmermann J, Bringmann O (2007) Fully adaptive fault-tolerant routing algorithm for network-on-chip architectures. In Euromicro Conference on digital system design architectures, methods and tools (DSD), L\u00fcbeck, pp 527\u2013534.","DOI":"10.1109\/DSD.2007.4341518"},{"issue":"7","key":"1166_CR9","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"G-M Chiu","year":"2000","unstructured":"Chiu G-M (2000) The odd-even turn model for adaptive routing. IEEE Trans Parallel Distrib Syst 11(7):729\u2013738","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1166_CR10","doi-asserted-by":"crossref","unstructured":"Ebrahimi M et al. (2012) MAFA: adaptive fault-tolerant routing algorithm for networks-on-chip. In: Proceedings of 15th IEEE Euromicro Conference on Digital System Design (DSD), pp 201\u2013206.","DOI":"10.1109\/DSD.2012.82"},{"key":"1166_CR11","unstructured":"Boura YM, Das CR (1994) Efficient fully adaptive wormhole routing in n-dimensional meshes. In: Proceedings of the 14th international conference on distributed computing systems (ICDCS). Pozman, pp 589\u2013596."},{"key":"1166_CR12","doi-asserted-by":"crossref","unstructured":"Feng W, Shin KG (1997) Impact of selection functions on routing algorithm performance in multicomputer networks. In: International Conference on Supercomputing, pp 132\u2013139.","DOI":"10.1145\/263580.263616"},{"issue":"10","key":"1166_CR13","first-page":"1362","volume":"38","author":"HG Badr","year":"1989","unstructured":"Badr HG, Podar S (1989) An optimal shortest-path routing policy for network computers with regular mesh-connected topologies. IEEE Trans Parallel Distrib Syst 38(10):1362\u20131371","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1166_CR14","unstructured":"Li M, Zeng Q, Jone W (2006) DyXY\u2013a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Processing of design automation conference (DAC). San Francisco, pp 849\u2013852."},{"key":"1166_CR15","unstructured":"Hu J, Marculescu R (2004) DyAD\u2013Smart routing for network-on-chip. In: Processing of design automation conference (DAC). San Diego, pp 260\u2013263."},{"issue":"4","key":"1166_CR16","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/71.219761","volume":"4","author":"WJ Dally","year":"1993","unstructured":"Dally WJ, Aoki H (1993) Deadlock-free adaptive routing in multicomputer networks using virtual channels. IEEE Trans Parallel Distrib Syst 4(4):466\u2013475","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1166_CR17","doi-asserted-by":"crossref","unstructured":"Singh A, Dally WJ, Gupta AK, Towles B (2003) GOAL: A load-balanced adaptive routing algorithm for torus networks. In: International Symposium on Computer, Architecture, pp 194\u2013205.","DOI":"10.1145\/871656.859641"},{"key":"1166_CR18","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1145\/1065579.1065726","volume-title":"Proceedings of the 42nd annual design automation conference (DAC)","author":"J Kim","year":"2005","unstructured":"Kim J, Park D, Theocharides T, Vijaykrishnan N, Das CR (2005) A low latency router supporting adaptivity for on-chip interconnects. Proceedings of the 42nd annual design automation conference (DAC). ACM, New York, pp 559\u2013564"},{"key":"1166_CR19","doi-asserted-by":"crossref","unstructured":"Ascia G (2008), Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Trans Comput 57(I.6):809\u2013820.","DOI":"10.1109\/TC.2008.38"},{"key":"1166_CR20","doi-asserted-by":"crossref","unstructured":"Gratz P, Grot B, Keckler SW (2008) Regional congestion awareness for load balance in networks-on-chip. In: Proceeding of the 14th international symposium on high-performance computer architecture. Salt Lake, City, pp 203\u2013214.","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"1166_CR21","doi-asserted-by":"crossref","unstructured":"Ma S et al. (2011) DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: Proceeding of 38th annual international symposium on computer architecture (ISCA). San Jose, pp 413\u2013424.","DOI":"10.1145\/2024723.2000113"},{"key":"1166_CR22","doi-asserted-by":"crossref","unstructured":"Ebrahimi M et al. (2012) CATRA\u2014congestion aware trapezoid-based routing algorithm for on-chip networks. In: Proceeding of design, automation & test in Europe conference & exhibition (DATE). Dresden, pp 320\u2013325.","DOI":"10.1109\/DATE.2012.6176488"},{"issue":"NIPS8","key":"1166_CR23","first-page":"945","volume":"8","author":"SP Choi","year":"1996","unstructured":"Choi SP, Yeung D-Y (1996) Predictive Q-routing: a memory-based reinforcement learning approach to adaptive traffic control. Adv Neural Inf Process Syst 8(NIPS8):945\u2013951","journal-title":"Adv Neural Inf Process Syst"},{"key":"1166_CR24","first-page":"147","volume":"8","author":"S Kumar","year":"1998","unstructured":"Kumar S, Miikkulainen R (1998) Confidence-based Q-routing: an on-line adaptive network routing algorithm. Smart engineering systems: neural networks, fuzzy logic, data mining, and evolutionary programming 8:147\u2013152","journal-title":"Smart engineering systems: neural networks, fuzzy logic, data mining, and evolutionary programming"},{"key":"1166_CR25","unstructured":"Kumar S, Miikkulainen R (1997), Dual reinforcement Q-routing: an on-line adaptive routing algorithm.In: Proceedings of the Artificial Neural Networks in, Engineering Conference, pp 231\u2013238."},{"key":"1166_CR26","doi-asserted-by":"crossref","unstructured":"Feng C, Lu Z, Jantsch A, Li J, Zhang M (2010) A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip. In: Proceedings of NoCArc, pp 11\u201316.","DOI":"10.1145\/1921249.1921254"},{"key":"1166_CR27","doi-asserted-by":"crossref","unstructured":"Majer M et al. (2005) Packet routing in dynamically changing networks on chip. In: Proceedings of the 19th International Parallel and Distributed Processing Symposium (IPDPS). Denver, USA.","DOI":"10.1109\/IPDPS.2005.323"},{"key":"1166_CR28","doi-asserted-by":"crossref","unstructured":"Paliwal KK, George JS, Rameshan N, Laxmi V, Gaur MS, Janyani V, Narasimhan R (2009) Implementation of QoS aware Q-routing algorithm for network-on-chip. In: Contemporary computing. Springer, Berlin, Heidelberg, pp 370\u2013380","DOI":"10.1007\/978-3-642-03547-0_35"},{"key":"1166_CR29","doi-asserted-by":"crossref","unstructured":"Puthal MK, Singh V, Gaur MS, Laxmi V (2011) C-routing: an adaptive hierarchical NoC routing methodology. In: IEEE\/IFIP 19th international conference on VLSI and system-on-chip (VLSI-SoC). Hong Kong, pp 392\u2013397.","DOI":"10.1109\/VLSISoC.2011.6081616"},{"key":"1166_CR30","doi-asserted-by":"crossref","unstructured":"Farahnakian F, Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J (2011) Q-learning based congestion-aware routing algorithm for on-chip network. In: Proceedings of 2nd IEEE international conference on networked embedded systems for enterprise applications (NESEA). Fremantle, pp 1\u20137.","DOI":"10.1109\/NESEA.2011.6144949"},{"key":"1166_CR31","doi-asserted-by":"crossref","unstructured":"Farahnakian F, Ebrahimi M, Daneshtalab M, Plosila J, Liljeberg P (2012) Adaptive reinforcement learning method for networks-on-chip. In: Proceedings of 12th IEEE international conference on embedded computer systems: architectures, modeling, and simulation (SAMOS XII). Samos, pp 236\u2013243.","DOI":"10.1109\/SAMOS.2012.6404180"},{"key":"1166_CR32","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Farahnakian F, Liljeberg P, Plosila J, Palesi M, Tenhunen H (2012) HARAQ: congestion-aware learning model for highly adaptive routing algorithm in on-chip networks. In: Proceedings of 6th ACM\/IEEE International Symposium on Networks-on-Chip (NOCS), pp 19\u201326.","DOI":"10.1109\/NOCS.2012.10"},{"key":"1166_CR33","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/j.micpro.2013.11.008","volume":"38","author":"F Farahnakian","year":"2014","unstructured":"Farahnakian F, Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J (2014) Bi-LCQ: a low-weight clustering-based Q-learning approach for NoCs. Elsevier J Microprocess Microsyst (MICPRO) 38:64\u201375","journal-title":"Elsevier J Microprocess Microsyst (MICPRO)"},{"key":"1166_CR34","doi-asserted-by":"crossref","unstructured":"Farahnakian F, Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J (2012) Optimized Q-learning model for distributing traffic in on-chip networks. In: International Conference on Networked Embedded Systems for Enterprise Applications (NESEA), UK, pp 1\u20138.","DOI":"10.1109\/NESEA.2012.6474016"},{"key":"1166_CR35","unstructured":"Varga A et al. (2001) The OMNeT++ discrete event simulation system. In: Proceedings of the European Simulation Multiconference (ESM\u20192001), pp 319\u2013324."},{"key":"1166_CR36","doi-asserted-by":"crossref","unstructured":"Woo SC et al. (1995) The splash-2 programs: characterization and methodological considerations. In: Proceedings of Computer Architecture (ISCA), pp 24\u201336.","DOI":"10.1145\/225830.223990"},{"issue":"4","key":"1166_CR37","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MK Martin","year":"2005","unstructured":"Martin MK, Sorin DJ, Beckmann BM et al (2005) Multifacet\u2019s general execution driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput Archit News 33(4):92\u201399","journal-title":"SIGARCH Comput Archit News"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1166-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1166-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1166-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T00:16:56Z","timestamp":1565309816000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1166-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,28]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["1166"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1166-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3,28]]}}}