{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,3,19]],"date-time":"2023-03-19T10:26:52Z","timestamp":1679221612776},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T00:00:00Z","timestamp":1408665600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1007\/s11227-014-1181-2","type":"journal-article","created":{"date-parts":[[2014,8,21]],"date-time":"2014-08-21T10:07:49Z","timestamp":1408615669000},"page":"1342-1362","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Achieving spilling-friendly register file assignment for highly distributed register files"],"prefix":"10.1007","volume":"69","author":[{"given":"Chia-Han","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Li","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ju","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,8,22]]},"reference":[{"key":"1181_CR1","unstructured":"Capitanio A, Dutt N, Nicolau A (1992) Partitioned register files for VLIW\u2019s: a preliminary analysis of tradeoffs. In: Proceedings of the 25th annual international symposium on microarchitecture (MICRO-25), pp 292\u2013300, Portland, OR, 1\u20134 December 1992"},{"key":"1181_CR2","unstructured":"TIC6 Tms320c64x Technical Overview. Technical report, Texas Instruments, February 2000"},{"key":"1181_CR3","unstructured":"CEVA Ceva-x1620 Datasheet. Technical report, CEVA Inc., 2004"},{"key":"1181_CR4","doi-asserted-by":"crossref","unstructured":"Gebhart M, Keckler SW, Dally WJ (2011) A compile-time managed multi-level register file hierarchy. In: Proceedings of the 44th annual IEEE\/ACM international symposium on microarchitecture, pp 465\u2013476","DOI":"10.1145\/2155620.2155675"},{"key":"1181_CR5","unstructured":"Chang D, Baron M (2004) Taiwan\u2019s Roadmap to leadership in design. Microprocessor report, In-Stat\/MDR"},{"key":"1181_CR6","unstructured":"Lin Y-C, You Y-P, Lee JK (2006) Register Allocation for VLIW DSP Processors with Irregular Register Files. In: International workshop on compilers for parallel computing, January 2006"},{"key":"1181_CR7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1002\/cpe.1058","volume":"19","author":"Y-C Lin","year":"2007","unstructured":"Lin Y-C, You Y-P, Lee JK (2007) PALF: compiler supports for irregular register files in clustered VLIW DSP processors. Concurr Comput: Pract Exp 19:1\u201316","journal-title":"Concurr Comput: Pract Exp"},{"issue":"1","key":"1181_CR8","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1124713.1124723","volume":"11","author":"Y-P You","year":"2006","unstructured":"You Y-P, Lee C-R, Lee JK (2006) Compilers for leakage power reductions. ACM Trans Des Autom Electr Syst 11(1):147\u2013166","journal-title":"ACM Trans Des Autom Electr Syst"},{"key":"1181_CR9","unstructured":"You Y-P, Huang C-W, Lee JK (2005) A Sink-N-Hoist framework for leakage power reduction. ACM EMSOFT, September 2005"},{"key":"1181_CR10","doi-asserted-by":"crossref","unstructured":"Chen P-S, Hwang Y-S, Ju RD-C, Lee JK (October 2004) Interprocedural probabilistic pointer analysis. IEEE Trans Parallel Distrib Syst 15(10):893\u2013907","DOI":"10.1109\/TPDS.2004.56"},{"key":"1181_CR11","unstructured":"Lu C-H, Lin Y-C, You Y-P, Lee JK (2007) A local-conscious global register allocator for VLIW DSP processors with distributed register files. In: International workshop on compilers for parallel computing, January 2007"},{"issue":"1","key":"1181_CR12","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1002\/cpe.1334","volume":"21","author":"C-H Lu","year":"2009","unstructured":"Lu C-H, Lin Y-C, You Y-P, Lee JK (2009) LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register files. Concurr Comput Pract Exp 21(1):101\u2013114","journal-title":"Concurr Comput Pract Exp"},{"key":"1181_CR13","doi-asserted-by":"crossref","unstructured":"Lin Y-C, Tang C-L, Wu C-J, Hung M-Y, You Y-P, Moo Y-C, Chen S-Y, Lee JK (2005) Compiler supports and optimizations for PAC VLIW DSP processors. In: Proceedings of the 18th international workshop on languages and compilers for parallel computing","DOI":"10.1007\/978-3-540-69330-7_34"},{"key":"1181_CR14","doi-asserted-by":"crossref","unstructured":"Lu F, Wang L, Feng X, Li Z, Zhang Z (2008) Exploiting idle register classes for fast spill destination. In: Proceedings of the 22nd annual international conference on supercomputing (Island of Kos, Greece, June 07\u201312, 2008)","DOI":"10.1145\/1375527.1375574"},{"key":"1181_CR15","unstructured":"Wu C-J, Lu C-H, JK Lee (2009) Expression rematerialization for VLIW DSP processors with distributed register file. In: 14th Workshop on compilers for parallel computing (CPC 2009), Zurich, Switzerland, January 2009"},{"key":"1181_CR16","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1016\/0096-0551(81)90048-5","volume":"6","author":"GJ Chaitin","year":"1981","unstructured":"Chaitin GJ, Auslander MA, Chandra AK, Cocke J, Hopkins ME, Markstein PW (1981) Register allocation via coloring. Comput Lang 6:47\u201357","journal-title":"Comput Lang"},{"key":"1181_CR17","doi-asserted-by":"crossref","unstructured":"Chaitin GJ (1982) Register allocation and spilling via graph coloring. In: Proceedings of the ACM SIGPLAN 1982 symposium on compiler, construction, pp 201\u2013207","DOI":"10.1145\/800230.806984"},{"key":"1181_CR18","doi-asserted-by":"crossref","unstructured":"Bernstein D, Goldin DQ, Golumbic MC, Krawczyk H, Mansour Y, Nahshon I, Pinter RY (1989) Spill code minimization techniques for optimizing compilers. In: Conference on programming language design and implementation","DOI":"10.1145\/73141.74841"},{"key":"1181_CR19","unstructured":"Briggs P (1992) Register allocation via graph coloring. Doctoral Thesis, Rice University, Houston, TX"},{"issue":"3","key":"1181_CR20","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1145\/177492.177575","volume":"16","author":"P Briggs","year":"1994","unstructured":"Briggs P, Cooper KD, Torczon L (1994) Improvements to graph coloring register allocation. ACM Trans Program Lang Syst (TOPLAS) 16(3):428\u2013455","journal-title":"ACM Trans Program Lang Syst (TOPLAS)"},{"key":"1181_CR21","doi-asserted-by":"crossref","unstructured":"Kolte P, Harrold MJ (1993) Load\/store range analysis for global register allocation. In: Proceedings of programming language design and implementation","DOI":"10.1145\/155090.155116"},{"key":"1181_CR22","doi-asserted-by":"crossref","unstructured":"Bergner P, Dahl P, Engebretsen D, O\u2019Keefe M (1997) Spill code minimization via interference region spilling. In: Proceedings of programming language design and implementation","DOI":"10.1145\/258915.258941"},{"key":"1181_CR23","unstructured":"Koseki A, Komatsu H, T Nakitani (2003) Spill code minimization by spill code motion. In: Proceedings of parallel architectures and compilation techniques"},{"key":"1181_CR24","volume-title":"Bulldog: A compiler for VLIW Architectures","author":"JR Ellis","year":"1986","unstructured":"Ellis JR (1986) Bulldog: A compiler for VLIW Architectures. MIT Press, Cambridge"},{"key":"1181_CR25","unstructured":"Capitanio A, Dutt N, Nicolau A (1993) Design considerations for limited connectivity VLIW architectures. Technical, Report TR59-92"},{"key":"1181_CR26","doi-asserted-by":"crossref","unstructured":"Ozer E, Banerjia S, Conte TM (1998) Unified assign and schedule: a new approach to scheduling for clustered register files micro architectures. In: Proceedings of the 31st annual international symposium on microarchitecture","DOI":"10.1109\/MICRO.1998.742792"},{"key":"1181_CR27","doi-asserted-by":"crossref","unstructured":"Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB (2001) MiBench: a free, commercially representative embedded benchmark suite. Workload characterization, 2001. WWC-4. 2001 IEEE International Workshop on Publication Date: 2 Dec. 2001","DOI":"10.1109\/WWC.2001.990739"},{"key":"1181_CR28","unstructured":"The Embedded Microprocessor Benchmark Consortium (EEMBC). http:\/\/www.eembc.org\/index.php"},{"key":"1181_CR29","unstructured":"Wu C-J, Chen S-Y, Lee JK (2006) Copy propagation optimizations for VLIW DSP processors with distributed register files. In: Proceedings of the 19th international workshop on languages and compilers for parallel computing"},{"key":"1181_CR30","doi-asserted-by":"crossref","unstructured":"Chen C-K, Tseng L-H, Chen S-C, Lin Y-J, You Y-P, Lu C-H, Lee JK (2007) Enabling compiler flow for embedded VLIW DSP processors with distributed register files. ACM SIGPLAN Notices, vol 42, No. 7, pp 146\u2013148 (ACM LCTES 2007 Issue)","DOI":"10.1145\/1273444.1254793"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1181-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1181-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1181-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T04:58:44Z","timestamp":1565758724000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1181-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,8,22]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,9]]}},"alternative-id":["1181"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1181-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,8,22]]}}}