{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T16:40:02Z","timestamp":1746376802710,"version":"3.40.4"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,9,13]],"date-time":"2014-09-13T00:00:00Z","timestamp":1410566400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1007\/s11227-014-1288-5","type":"journal-article","created":{"date-parts":[[2014,9,12]],"date-time":"2014-09-12T08:59:02Z","timestamp":1410512342000},"page":"67-86","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["PS-Cache: an energy-efficient cache design for chip multiprocessors"],"prefix":"10.1007","volume":"71","author":[{"given":"Joan J.","family":"Valls","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Maria E.","family":"Gomez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,9,13]]},"reference":[{"key":"1288_CR1","doi-asserted-by":"crossref","unstructured":"Balasubramonian R, Jouppi NP, Muralimanohar N (2011) Multi-core cache hierarchies. In: Synthesis lectures on computer architecture. Morgan & Claypool Publishers, San Rafael","DOI":"10.2200\/S00365ED1V01Y201105CAC017"},{"key":"1288_CR2","unstructured":"Hennessy JL, Patterson DA (2011) Computer architecture, fifth edition: a quantitative approach, 5th edn. Morgan Kaufmann Publishers Inc., San Francisco"},{"key":"1288_CR3","doi-asserted-by":"crossref","unstructured":"Sinharoy B, Kalla R, Starke WJ, Le HQ, Cargnoni R, Van Norstrand JA, Ronchetti BJ, Stuecheli J, Leenstra J, Guthrie GL, Nguyen DQ, Blaner B, Marino CF, Retter E, Williams P (2011) IBM POWER7 multicore server processor. IBM J Res Dev 5(3):1:1-1:29 doi: 10.1147\/JRD.2011.2127330","DOI":"10.1147\/JRD.2011.2127330"},{"key":"1288_CR4","unstructured":"Kaxiras S, Hu Z, Martonosi M (2011) 28th International symposium on computer architecture (ISCA), pp 240\u2013251"},{"key":"1288_CR5","doi-asserted-by":"crossref","unstructured":"Flautner K, Kim NS, Martin S, Blaauw D, Kaxiras TM, Hu Z, Martonosi M (2002) 29th International symposium on computer architecture (ISCA), pp 148\u2013157","DOI":"10.1145\/545214.545232"},{"key":"1288_CR6","doi-asserted-by":"crossref","unstructured":"Ghosh M, \u00d6zer E, Ford S, Biles S, Lee HHS (2009) International symposium on low power electronics and design (ISLPED), pp 165\u2013170","DOI":"10.1145\/1594233.1594276"},{"key":"1288_CR7","unstructured":"Calder B, Grunwald D (1996) 2nd international symposium on high-performance computer architecture (HPCA) (1996), pp 244\u2013253"},{"key":"1288_CR8","doi-asserted-by":"crossref","unstructured":"Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2009) 36th international symposium on computer architecture (ISCA), pp 184\u2013195","DOI":"10.1145\/1555815.1555779"},{"key":"1288_CR9","doi-asserted-by":"crossref","unstructured":"Cuesta B, Ros A, G\u00f3mez ME, Robles A, Duato J (2011) 38th international symposium on computer architecture (ISCA), pp 93\u2013103","DOI":"10.1145\/2024723.2000076"},{"key":"1288_CR10","doi-asserted-by":"crossref","unstructured":"Pugsley SH, Spjut JB, Nellans DW, Balasubramonian R (2010) 19th international conference on parallel architectures and compilation techniques (PACT), pp 465\u2013476","DOI":"10.1145\/1854273.1854331"},{"key":"1288_CR11","doi-asserted-by":"crossref","unstructured":"Hossain H, Dwarkadas S, Huang MC (2011) 20th international conference on parallel architectures and compilation techniques (PACT), pp 45\u201355","DOI":"10.1109\/PACT.2011.11"},{"key":"1288_CR12","doi-asserted-by":"crossref","unstructured":"Kim D, Kim JAJ, Huh J (2010) 19th international conference on parallel architectures and compilation techniques (PACT), pp 111\u2013122","DOI":"10.1145\/1854273.1854292"},{"key":"1288_CR13","unstructured":"Ros A, Kaxiras S (2012) 21st international conference on parallel architectures and compilation techniques (PACT), pp 241\u2013252"},{"key":"1288_CR14","unstructured":"Sundararajan KT, Porpodas V, Jones TM, Topham NP, Franke B (2012) 18th international symposium on high-performance computer architecture (HPCA), pp 311\u2013322"},{"key":"1288_CR15","doi-asserted-by":"crossref","unstructured":"Agarwal N, Peh LS, Jha NK (2009) 15th international symposium on high-performance computer architecture (HPCA), pp 67\u201378","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"1288_CR16","doi-asserted-by":"crossref","unstructured":"Cantin JF, Smith JE, Lipasti MH, Moshovos A, Falsafi B (2006) Coarse-grain coherence tracking: regi\u00f3n scout and region coherence arrays. IEEE Micro 26(1):70\u201395","DOI":"10.1109\/MM.2006.8"},{"key":"1288_CR17","doi-asserted-by":"crossref","unstructured":"Ferdman M, Lotfi-Kamran P, Balet K, Falsafi B (2011) 17th international symposium on high-performance computer architecture (HPCA), pp 169\u2013180","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"1288_CR18","doi-asserted-by":"crossref","unstructured":"Zebchuk J, Srinivasan V, Qureshi MK, Moshovos A (2009) 42nd IEEE\/ACM international symposium on microarchitecture (MICRO), pp 423\u2013434","DOI":"10.1145\/1669112.1669166"},{"key":"1288_CR19","doi-asserted-by":"crossref","unstructured":"Powell M, Hyun Yang S, Falsafi B, Roy K, Vijaykumar TN (2000) International symposium on low power electronics and design (ISLPED), pp 90\u201395","DOI":"10.1145\/344166.344526"},{"key":"1288_CR20","unstructured":"Albonesi DH (1999) 32nd IEEE\/ACM international symposium on microarchitecture (MICRO), pp 248\u2013259"},{"key":"1288_CR21","doi-asserted-by":"crossref","unstructured":"Zhang C, Vahid F, Yang J, Najjar W (2005) A way-halting cache for low-energy high-performance systems. ACM Transactions on Architecture and Code Optimization. 2(1):34\u201354","DOI":"10.1145\/1061267.1061270"},{"key":"1288_CR22","doi-asserted-by":"crossref","unstructured":"Ghosh M, \u00d6zer E, Biles S, Lee HHS (2006) 19th international conference on architecture of computing systems (ARCS), pp 283\u2013297","DOI":"10.1007\/11682127_20"},{"key":"1288_CR23","doi-asserted-by":"crossref","unstructured":"Lee J, Hong S, Kim S (2011) 17th international symposium on low power electronics and design (ISLPED), pp 85\u201390","DOI":"10.1109\/ISLPED.2011.5993612"},{"key":"1288_CR24","doi-asserted-by":"crossref","unstructured":"Kedzierski K, Cazorla FJ, Gioiosa R, Buyuktosunoglu A, Valero M (2010) 2nd international forum on next-generation multicore\/manycore technologies, pp 1\u201312","DOI":"10.1145\/1882453.1882455"},{"key":"1288_CR25","doi-asserted-by":"crossref","unstructured":"Alouani I, Niar S, Kurdahi F, Abid M (2012) 23rd IEEE international symposium on rapid system prototyping (RSP), pp 44\u201348","DOI":"10.1109\/RSP.2012.6380689"},{"key":"1288_CR26","doi-asserted-by":"crossref","unstructured":"Meng J, Skadron K (2009) International conference on computer design (ICCD), pp 282\u2013288","DOI":"10.1109\/ICCD.2009.5413143"},{"key":"1288_CR27","doi-asserted-by":"crossref","unstructured":"Li Y, Abousamra A, Melhem R, Jones AK (2010) 19th international conference on parallel architectures and compilation techniques (PACT), pp 501\u2013512","DOI":"10.1145\/1854273.1854335"},{"key":"1288_CR28","unstructured":"Li Y, Melhem RG, Jones AK (2012) 21st international conference on parallel architectures and compilation techniques (PACT), pp 231\u2013240"},{"key":"1288_CR29","doi-asserted-by":"crossref","unstructured":"Alisafaee M (2012) 45th IEEE\/ACM international symposium on microarchitecture (MICRO), pp 341\u2013350","DOI":"10.1109\/MICRO.2012.39"},{"key":"1288_CR30","unstructured":"Jiang G, Fen D, Tong L, Xiang L, Wang C, Chen T (2009) 8th international symposium on advanced parallel processing technologies. Springer, Berlin, pp 123\u2013133"},{"key":"1288_CR31","doi-asserted-by":"crossref","unstructured":"Sundararajan K, Jones T, Topham N (2013) IEEE 31st international conference on computer design (ICCD), pp 294\u2013301","DOI":"10.1109\/ICCD.2013.6657056"},{"key":"1288_CR32","doi-asserted-by":"crossref","unstructured":"Valls JJ, Ros A, Sahuquillo J, G\u00f3mez ME, Duato J (2012) 21st international conference on parallel architectures and compilation techniques (PACT), pp 451\u2013452","DOI":"10.1145\/2370816.2370891"},{"key":"1288_CR33","doi-asserted-by":"crossref","unstructured":"Ros A, Cuesta B, G\u00f3mez ME, Robles A, Duato J (2013) 42nd international conference on parallel processing (ICPP), pp 562\u2013571","DOI":"10.1109\/ICPP.2013.70"},{"key":"1288_CR34","unstructured":"Jacob B, Ng S, Wang D (2007) Memory systems: cache, DRAM, disk, 4th edn. Morgan Kaufmann Publishers Inc., San Francisco"},{"key":"1288_CR35","unstructured":"Patterson DA, Hennessy JL (2008) Computer organization and design: the hardware\/software interface. The Morgan Kaufmann Series in Computer Architecture and Design, 4th edn. Morgan Kaufmann Publishers Inc., San Francisco"},{"key":"1288_CR36","doi-asserted-by":"crossref","unstructured":"Magnusson PS, Christensson M, Eskilson J, Forsgren D, Hallberg G, Hogberg J, Larsson F, Moestedt A, Werner B (2002) Simics: a full system simulation platform. IEEE Comput 35(2):50\u201358","DOI":"10.1109\/2.982916"},{"key":"1288_CR37","doi-asserted-by":"crossref","unstructured":"Martin MM, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator GEMS toolset. Comput Archit News 33(4):92\u201399","DOI":"10.1145\/1105734.1105747"},{"key":"1288_CR38","unstructured":"Agarwal N, Krishna T, Peh LS, Jha NK (2009) IEEE international symposium on performance analysis of systems and software (ISPASS), pp 33\u201342"},{"key":"1288_CR39","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi NP (2009) Cacti 6.0. Tech. Rep. HPL-2009-85, HP Labs"},{"key":"1288_CR40","doi-asserted-by":"crossref","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) 22nd international symposium on computer architecture (ISCA), pp 24\u201336","DOI":"10.1145\/225830.223990"},{"key":"1288_CR41","unstructured":"Li ML, Sasanka R, Adve SV, Chen YK, Debes E (2005) International symposium on workload characterization, pp 34\u201345"},{"key":"1288_CR42","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) 17th international conference on parallel architectures and compilation techniques (PACT), pp 72\u201381"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1288-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1288-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1288-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T16:06:09Z","timestamp":1746374769000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1288-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,13]]},"references-count":42,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"alternative-id":["1288"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1288-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2014,9,13]]}}}