{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T07:04:57Z","timestamp":1761807897495},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,9,12]],"date-time":"2014-09-12T00:00:00Z","timestamp":1410480000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1007\/s11227-014-1290-y","type":"journal-article","created":{"date-parts":[[2014,9,11]],"date-time":"2014-09-11T11:24:12Z","timestamp":1410434652000},"page":"121-143","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["A fast placement algorithm for embedded just-in-time reconfigurable extensible processing platform"],"prefix":"10.1007","volume":"71","author":[{"given":"H.","family":"Daryanavard","sequence":"first","affiliation":[]},{"given":"M.","family":"Eshghi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Jahanian","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,9,12]]},"reference":[{"key":"1290_CR1","doi-asserted-by":"crossref","unstructured":"Koester M, Hagemeyer J, Porrmann M (2011) Design optimizations for tiled partially reconfigurable systems. IEEE Trans VLSI Syst 19(6):1048\u20131061. doi: 10.1109\/TVLSI.2010.2044902","DOI":"10.1109\/TVLSI.2010.2044902"},{"issue":"10","key":"1290_CR2","doi-asserted-by":"crossref","first-page":"1281","DOI":"10.1109\/TVLSI.2008.2002685","volume":"16","author":"K Kingshuk","year":"2008","unstructured":"Kingshuk K, Chattopadhyay A, Chen X, Kammler D, Hao L, Leupers R, Meyr H, Ascheid G (2008) A design flow for architecture exploration and implementation of partially reconfigurable processors. IEEE Trans VLSI Syst 16(10):1281\u20131294","journal-title":"IEEE Trans VLSI Syst"},{"issue":"4","key":"1290_CR3","doi-asserted-by":"crossref","first-page":"1215","DOI":"10.1016\/j.compeleceng.2013.07.004","volume":"40","author":"T Marconi","year":"2014","unstructured":"Marconi T (2014) Online scheduling and placement of hardware tasks with multiple variants on dynamically reconfigurable field-programmable gate arrays. Comput. Electr. Eng. 40(4):1215\u20131237","journal-title":"Comput. Electr. Eng."},{"issue":"2","key":"1290_CR4","doi-asserted-by":"crossref","first-page":"636","DOI":"10.1007\/s11227-010-0458-3","volume":"59","author":"M Fazlali","year":"2012","unstructured":"Fazlali M, Zakerolhosseini A, Gaydadjiev G (2012) Efficient datapath merging for the overhead reduction of run-time reconfigurable systems. J Supercomput 59(2):636\u2013657","journal-title":"J Supercomput"},{"key":"1290_CR5","doi-asserted-by":"crossref","unstructured":"Sidiropoulos H, Siozios K (2012) On Supporting efficient partial reconfiguration with just-in-time compilation, IPDPS workshops, pp 328\u2013335","DOI":"10.1109\/IPDPSW.2012.40"},{"key":"1290_CR6","doi-asserted-by":"crossref","unstructured":"Bergeron E, Feeley M, David J (2008) Hardware JIT compilation for off-the-shelf dynamically reconfigurable FPGAs. In: 17th international conference, CC, pp 178\u2013192","DOI":"10.1007\/978-3-540-78791-4_12"},{"key":"1290_CR7","doi-asserted-by":"crossref","unstructured":"Lysecky R, Vahid F, Tan S (2004) Dynamic FPGA routing for just-in-time FPGA compilation. In: Proceedings of the 41st design automation conference, 2004. IEEE, San Diego, CA, pp 954\u2013959","DOI":"10.1145\/996566.996819"},{"issue":"7","key":"1290_CR8","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MC.2008.240","volume":"41","author":"F Vahid","year":"2008","unstructured":"Vahid F, Stitt G, Lysecky R (2008) Warp processing: dynamic translation of binaries to FPGA circuits. IEEE Comput Soc 41(7):40\u201346","journal-title":"IEEE Comput Soc"},{"issue":"3","key":"1290_CR9","first-page":"21","volume":"8","author":"R Lysecky","year":"2009","unstructured":"Lysecky R, Vahid F (2009) Design and implementation of a microblaze-based warp processor. ACM Tran Embed Comput Syst (TECS) 8(3):21\u201329","journal-title":"ACM Tran Embed Comput Syst (TECS)"},{"key":"1290_CR10","doi-asserted-by":"crossref","unstructured":"Grudnitsky A, Bauer L (2012) Partial online-synthesis for mixed-grained reconfigurable architectures. Des Autom Test Europe Conf (DATE), pp 1555\u20131560","DOI":"10.1109\/DATE.2012.6176720"},{"key":"1290_CR11","unstructured":"Bauer L, Shafique M, Kreutz S, Henkel J (2008) Run-time system for an extensible embedded processor with dynamic instruction set. Des Autom Test Eur, 752\u2013757"},{"key":"1290_CR12","unstructured":"http:\/\/newsroom.intel.com\/community\/intel_newsroom"},{"issue":"1","key":"1290_CR13","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MM.2013.108","volume":"34","author":"J Coole","year":"2014","unstructured":"Coole J, Stitt G (2014) Fast, flexible high-level synthesis from OpenCL using reconfiguration contexts. Micro IEEE 34(1):42\u201353","journal-title":"Micro IEEE"},{"issue":"3","key":"1290_CR14","doi-asserted-by":"crossref","first-page":"894","DOI":"10.1007\/s11227-011-0657-6","volume":"61","author":"L Shaoshan","year":"2012","unstructured":"Shaoshan L, Richard P, Alessandro F, Gaudiot J (2012) Minimizing the runtime partial reconfiguration overheads in reconfigurable systems. J Supercomput 61(3):894\u2013911","journal-title":"J Supercomput"},{"issue":"2","key":"1290_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1534916.1534924","volume":"2","author":"S Jang","year":"2009","unstructured":"Jang S, Chan B, Chung K (2009) WireMap: FPGA technology mapping for improved routability and enhanced LUT merging. ACM Trans Reconfig Technol Syst 2(2):1\u201323","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"1290_CR16","doi-asserted-by":"crossref","unstructured":"Sanjabi M, Miralaei N, Amanollahi S, Jahanian A (2012) ParSA: parallel simulated annealing placement algorithm for multi-core systems. Int Symp Comput Archit Digital Syst (CADS)","DOI":"10.1109\/CADS.2012.6316413"},{"issue":"24","key":"1290_CR17","first-page":"35","volume":"8","author":"A Farkish","year":"2012","unstructured":"Farkish A, Jahanian A (2012) Parallelizing the FPGA global routing algorithm on multi-core systems without quality degradation. Inst Electr Inf Commun Eng Electron Express J 8(24):35\u201339","journal-title":"Inst Electr Inf Commun Eng Electron Express J"},{"key":"1290_CR18","doi-asserted-by":"crossref","unstructured":"Lin M, Wawrzynek J (2010) Improving FPGA placement with dynamically adaptive stochastic tunneling. In: IEEE transaction on computer-aided design of integrated circuits and systems, vol 29, no 12, pp 1858\u20131869","DOI":"10.1109\/TCAD.2010.2061670"},{"key":"1290_CR19","doi-asserted-by":"crossref","unstructured":"Andrew B, Kahng J (2011) VLSI physical design, from graph partitioning to timing closure. Springer, Berlin","DOI":"10.1007\/978-90-481-9591-6"},{"key":"1290_CR20","unstructured":"Tony F, Cong J, Kong T, Joseph R (2000) Multilevel optimization for large-scale circuit placement. ICCAD, Shanghai, pp 171\u2013176"},{"key":"1290_CR21","unstructured":"Tony F, Cong J, Joseph R, Min X (2005) mPL6: a robust multilevel mixed-size placement engine. ISPD, Madrid, pp 227\u2013229"},{"key":"1290_CR22","doi-asserted-by":"crossref","unstructured":"Areibi S, Grewal G, Banerji D, Du P (2007) Hierarchical FPGA placement. Can J Electr Comput Eng 32(1):53\u201364","DOI":"10.1109\/CJECE.2007.364333"},{"key":"1290_CR23","doi-asserted-by":"crossref","unstructured":"Ababei C (2009) Speeding up FPGA placement via partitioning and multithreading. Int J Reconfigurable Comput 2009:1\u20139. Art ID 514754. doi: 10.1155\/2009\/514754","DOI":"10.1155\/2009\/514754"},{"key":"1290_CR24","unstructured":"Taghavi T, Yang X, Wang M, Sarrafzadeh M (2007) Dragon 2005: large scale mixed-sized placement tool. In: International symposium on physical design, ISPD design contest, pp 42\u201347"},{"key":"1290_CR25","unstructured":"Jarrod A, David A, Igor L (2007): Capo: congestion-driven placement for standard-cell and RTL netlists with incremental capability. In: Modern circuit placementseries on integrated circuits and systems, pp 97\u2013133"},{"key":"1290_CR26","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1016\/j.physleta.2003.08.070","volume":"317","author":"J Vicente","year":"2003","unstructured":"Vicente J, Lanchares J, Hermida R (2003) Placement by thermodynamic simulated annealing. Phys Lett A 317:415\u2013423","journal-title":"Phys Lett A"},{"key":"1290_CR27","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1145\/544536.544540","volume":"7","author":"R Tessier","year":"2002","unstructured":"Tessier R (2002) Fast placement approaches for FPGAs. ACM Trans Des Autom Electron Syst 7:284\u2013305","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"1290_CR28","doi-asserted-by":"crossref","unstructured":"Maidee P, Ababei C, Bazargan K (2003) Fast timing-driven partitioning based placement for island style FPGAs. In: Proceedings of the 40th annual design automation conference, pp 598\u2013603","DOI":"10.1145\/775832.775984"},{"key":"1290_CR29","unstructured":"John A, Prithviraj B (1996) Parallel simulated annealing strategies for VLSI cell placement. In: VLSI design, pp 37\u201342"},{"key":"1290_CR30","doi-asserted-by":"crossref","unstructured":"Chen H, Cheng N, MacDonald J, Suaris P, Yao B, Zhu Z (2003) Analgebraic multigrid solver for analytical placement with layout based clustering. In: Proceedings of the IEEE\/ACM design automation conference, pp 794\u2013799","DOI":"10.1145\/775832.776034"},{"key":"1290_CR31","doi-asserted-by":"crossref","unstructured":"Viswanathan N, Chris C (2005) FastPlace efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. IEEE Trans CAD Integr Circ Syst 24(5):722\u2013733","DOI":"10.1109\/TCAD.2005.846365"},{"key":"1290_CR32","unstructured":"Robert C, Christian F, Laura R, Gary G (2012) A formal and empirical analysis of recombination for genetic algorithm-based approaches to the FPGA placement problem. CCECE, pp 1\u20136"},{"key":"1290_CR33","first-page":"22","volume":"26","author":"K Andrzej","year":"2009","unstructured":"Andrzej K, Zbigniew N (2009) FPGA placement by using Hopfield neural network. J Microelectron Int 26:22\u201332","journal-title":"J Microelectron Int"},{"key":"1290_CR34","unstructured":"Betz V, Rose J (2000) VPR and T-VPack: versatile packing, placement and routing for FPGAs package. ver. 4.30"},{"key":"1290_CR35","doi-asserted-by":"crossref","unstructured":"Chen G, Cong J (2005) Simultaneous timing-driven placement and duplication. In: Proceedings of the ACM\/SIGDA 13th international symposium on FPGAs, Monterey, Calif., pp 51\u201359","DOI":"10.1145\/1046192.1046200"},{"key":"1290_CR36","unstructured":"http:\/\/www.eecg.toronto.edu\/vaughn\/challenge\/challenge.html"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1290-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1290-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1290-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T21:38:43Z","timestamp":1650145123000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1290-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,12]]},"references-count":36,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"alternative-id":["1290"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1290-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,12]]}}}