{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,3]],"date-time":"2024-08-03T01:33:28Z","timestamp":1722648808802},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T00:00:00Z","timestamp":1415750400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1007\/s11227-014-1332-5","type":"journal-article","created":{"date-parts":[[2014,11,14]],"date-time":"2014-11-14T11:45:31Z","timestamp":1415965531000},"page":"2847-2876","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["PS directory: a scalable multilevel directory cache for CMPs"],"prefix":"10.1007","volume":"71","author":[{"given":"Joan J.","family":"Valls","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"Mar\u00eda E.","family":"G\u00f3mez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,11,12]]},"reference":[{"key":"1332_CR1","doi-asserted-by":"crossref","unstructured":"Acacio ME, Gonz\u00e1lez J, Garc\u00eda JM, Duato J (2001) A new scalable directory architecture for large-scale multiprocessors. In: Proceedings of 7th international symposium on high-performance computer architecture (HPCA), pp 97\u2013106","DOI":"10.1109\/HPCA.2001.903255"},{"issue":"1","key":"1332_CR2","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/TPDS.2005.4","volume":"16","author":"ME Acacio","year":"2005","unstructured":"Acacio ME, Gonz\u00e1lez J, Garc\u00eda JM, Duato J (2005) A two-level directory architecture for highly scalable cc-NUMA multiprocessors. IEEE Trans Parallel Distrib Syst (TPDS) 16(1):67\u201379","journal-title":"IEEE Trans Parallel Distrib Syst (TPDS)"},{"key":"1332_CR3","doi-asserted-by":"crossref","unstructured":"Agarwal N, Krishna T, Peh L-S, Jha NK (2009) GARNET: a detailed on-chip network model inside a full-system simulator. In: Proceedings of IEEE international symposium on performance analysis of systems and software (ISPASS), pp 33\u201342","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"1332_CR4","doi-asserted-by":"crossref","unstructured":"Barroso LA, Gharachorloo K, McNamara R et al (2000) Piranha: a scalable architecture based on single-chip multiprocessing. In: Proceedings of 27th international symposium on computer architecture (ISCA), pp 12\u201314","DOI":"10.1145\/339647.339696"},{"key":"1332_CR5","doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: characterization and architectural implications. In: Proceedings of 17th international conference on parallel architectures and compilation techniques (PACT), pp 72\u201381","DOI":"10.1145\/1454115.1454128"},{"key":"1332_CR6","doi-asserted-by":"crossref","unstructured":"Chaiken D, Kubiatowicz J, Agarwal A (1991) LimitLESS directories: a scalable cache coherence scheme. In: 4th international conference on architectural support for programming language and operating systems (ASPLOS), pp 224\u2013234","DOI":"10.1145\/106972.106995"},{"key":"1332_CR7","doi-asserted-by":"crossref","unstructured":"Chen G (1993) Slid: a cost-effective and scalable limited-directory scheme for cache coherence. In: 5th international conference on parallel architectures and languages Europe (PARLE), pp 341\u2013352","DOI":"10.1007\/3-540-56891-3_27"},{"issue":"2","key":"1332_CR8","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MM.2010.31","volume":"30","author":"P Conway","year":"2010","unstructured":"Conway P, Kalyanasundharam N, Donley G, Lepak K, Hughes B (2010) Cache hierarchy and memory subsystem of the AMD opteron processor. IEEE Micro 30(2):16\u201329","journal-title":"IEEE Micro"},{"key":"1332_CR9","doi-asserted-by":"crossref","unstructured":"Cuesta B, Ros A, G\u00f3mez ME, Robles A, Duato J (2011) Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks. In: Proceedings of 38th international symposium on computer architecture (ISCA), pp 93\u2013103","DOI":"10.1145\/2000064.2000076"},{"key":"1332_CR10","doi-asserted-by":"crossref","unstructured":"Ferdman M, Lotfi-Kamran P, Balet K, Falsafi B (2011) Cuckoo directory: a scalable directory for many-core systems. In: 17th international symposium on high-performance computer architecture (HPCA), pp 169\u2013180","DOI":"10.1109\/HPCA.2011.5749726"},{"issue":"2","key":"1332_CR11","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1007\/s11390-010-9321-5","volume":"25","author":"S-L Guo","year":"2010","unstructured":"Guo S-L, Wang H-X, Xue Y-B, Li C-M, Wang D-S (2010) Hierarchical cache directory for cmp. J Comput Sci Technol 25(2):246\u2013256","journal-title":"J Comput Sci Technol"},{"key":"1332_CR12","unstructured":"Gupta A, Weber W-D, Mowry TC (1990) Reducing memory traffic requirements for scalable directory-based cache coherence schemes. In: Proceedings of international conference on parallel processing (ICPP), pp 312\u2013321"},{"issue":"2","key":"1332_CR13","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2010.38","volume":"30","author":"R Kalla","year":"2010","unstructured":"Kalla R, Sinharoy B, Starke WJ, Floyd M (2010) POWER7: IBMs next-generation server processor. IEEE Micro 30(2):7\u201315","journal-title":"IEEE Micro"},{"key":"1332_CR14","doi-asserted-by":"crossref","unstructured":"Kim C, Burger D, Keckler SW (2002) An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In: Proceedings of 10th international conference on architectural support for programming language and operating systems (ASPLOS), pp 211\u2013222","DOI":"10.1145\/605397.605420"},{"key":"1332_CR15","doi-asserted-by":"crossref","unstructured":"Luk C-K, Cohn R, Muth R, Patil H, Klauser A, Lowney G, Wallace S, Reddi VJ, Hazelwood K (2005) Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of ACM SIGPLAN conference on programming language design and implementation (PLDI), June 2005, pp 190\u2013200","DOI":"10.1145\/1065010.1065034"},{"issue":"2","key":"1332_CR16","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson PS, Christensson M, Eskilson J et al (2002) Simics: a full system simulation platform. IEEE Comput 35(2):50\u201358","journal-title":"IEEE Comput"},{"issue":"4","key":"1332_CR17","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MM Martin","year":"2005","unstructured":"Martin MM, Sorin DJ, Beckmann BM et al (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. Comput Archit News 33(4):92\u201399","journal-title":"Comput Archit News"},{"key":"1332_CR18","doi-asserted-by":"crossref","unstructured":"Marty MR, Hill MD (2007) Virtual hierarchies to support server consolidation. In: Proceedings of 34th international symposium on computer architecture (ISCA), pp 46\u201356","DOI":"10.1145\/1250662.1250670"},{"issue":"1","key":"1332_CR19","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/MM.2008.19","volume":"28","author":"MR Marty","year":"2008","unstructured":"Marty MR, Hill MD (2008) Virtual hierarchies. IEEE Micro 28(1):99\u2013109","journal-title":"IEEE Micro"},{"issue":"1","key":"1332_CR20","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1147\/rd.491.0145","volume":"49","author":"RE Matick","year":"2005","unstructured":"Matick RE, Schuster SE (2005) Logic-based eDRAM: origins and rationale for use. IBM J Res Dev 49(1):145\u2013165","journal-title":"IBM J Res Dev"},{"key":"1332_CR21","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi NP (2009) Cacti 6.0, HP Labs, technical report HPL-2009-85"},{"key":"1332_CR22","doi-asserted-by":"crossref","unstructured":"O\u2019Krafka BW, Newton AR (1990) An empirical evaluation of two memory-efficient directory methods. In: Proceedings of 17th international symposium on computer architecture (ISCA), pp 138\u2013147","DOI":"10.1145\/325096.325130"},{"issue":"2\u20133","key":"1332_CR23","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1016\/j.sysarc.2009.11.006","volume":"56","author":"A Ros","year":"2010","unstructured":"Ros A, Acacio ME, Garc\u00eda JM (2010) A scalable organization for distributed directories. J Syst Archit (JSA) 56(2\u20133):77\u201387","journal-title":"J Syst Archit (JSA)"},{"issue":"5","key":"1332_CR24","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1109\/TC.2011.65","volume":"61","author":"A Ros","year":"2012","unstructured":"Ros A, Cuesta B, Fern\u00e1ndez-Pascual R, G\u00f3mez ME, Acacio ME, Robles A, Garc\u00eda JM, Duato J (2012) Extending magny-cours cache coherence. IEEE Trans Comput (TC) 61(5):593\u2013606","journal-title":"IEEE Trans Comput (TC)"},{"key":"1332_CR25","doi-asserted-by":"crossref","unstructured":"Sanchez D, Kozyrakis C (2012) SCD: a scalable coherence directory with flexible sharer set encoding. In: Proceedings of 18th international sympoium on high-performance computer architecture (HPCA), pp 129\u2013140","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"1332_CR26","doi-asserted-by":"crossref","unstructured":"Shah M, Barreh J, Brooks J et al (2007) UltraSPARC T2: a highly-threaded, power-efficient, SPARC SoC. In: Proceedings of IEEE Asian solid-state circuits conference, pp 22\u201325","DOI":"10.1109\/ASSCC.2007.4425786"},{"issue":"4\/5","key":"1332_CR27","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1147\/rd.494.0505","volume":"49","author":"B Sinharoy","year":"2005","unstructured":"Sinharoy B, Kalla RN, Tendler JM, Eickemeyer RJ, Joyner JB (2005) Power5 system microarchitecture. IBM J Res Dev 49(4\/5):505\u2013521","journal-title":"IBM J Res Dev"},{"issue":"1","key":"1332_CR28","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"JM Tendler","year":"2002","unstructured":"Tendler JM, Dodson JS, Fields JS, Le H, Sinharoy B (2002) POWER4 system microarchitecture. IBM J Res Dev 46(1):5\u201325","journal-title":"IBM J Res Dev"},{"key":"1332_CR29","doi-asserted-by":"crossref","unstructured":"Valero A, Sahuquillo J, Petit S, Lorente V, Canal R, L\u00f3pez P, Duato J (2009) An hybrid eDRAM\/SRAM macrocell to implement first-level data caches. In: Proceedings of 42nd IEEE\/ACM international symposium on microarchitecture (MICRO), pp 213\u2013221","DOI":"10.1145\/1669112.1669140"},{"key":"1332_CR30","doi-asserted-by":"crossref","unstructured":"Valls JJ, Ros A, Sahuquillo J, G\u00f3mez ME, Duato J (2012) PS-Dir: a scalable two-level directory cache. In: Proceedings of 21st international conference on parallel architectures and compilation techniques (PACT), pp 451\u2013452","DOI":"10.1145\/2370816.2370891"},{"key":"1332_CR31","doi-asserted-by":"crossref","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of 22nd international symposium on computer architecture (ISCA), pp 24\u201336","DOI":"10.1145\/223982.223990"},{"key":"1332_CR32","doi-asserted-by":"crossref","unstructured":"Wu X, Li J, Zhang L, Speight E, Rajamony R, Xie Y (2009) Hybrid cache architecture with disparate memory technologies. In: Proceedings of 36th international symposium on computer architecture (ISCA), pp 34\u201345","DOI":"10.1145\/1555754.1555761"},{"key":"1332_CR33","doi-asserted-by":"crossref","unstructured":"Zebchuk J, Falsafi B, Moshovos A (2013) Multi-grain coherence directories. In: Proceedings of 46th IEEE\/ACM international symposium on microarchitecture (MICRO), pp 359\u2013370","DOI":"10.1145\/2540708.2540739"},{"key":"1332_CR34","doi-asserted-by":"crossref","unstructured":"Zebchuk J, Srinivasan V, Qureshi MK, Moshovos A (2009) A tagless coherence directory. In: Proceedings of 42nd IEEE\/ACM international symposium on microarchitecture (MICRO), pp 423\u2013434","DOI":"10.1145\/1669112.1669166"},{"key":"1332_CR35","doi-asserted-by":"crossref","unstructured":"Zhao H, Shriraman A, Dwarkadas S, Srinivasan V (2011) SPATL: Honey, I shrunk the coherence directory. In: Proceedings of 20th international conference on parallel architectures and compilation techniques (PACT), pp 148\u2013157","DOI":"10.1109\/PACT.2011.10"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1332-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1332-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1332-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,26]],"date-time":"2020-08-26T19:56:33Z","timestamp":1598471793000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1332-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,12]]},"references-count":35,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2015,8]]}},"alternative-id":["1332"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1332-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11,12]]}}}