{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T11:28:14Z","timestamp":1761823694390},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2014,12,4]],"date-time":"2014-12-04T00:00:00Z","timestamp":1417651200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1007\/s11227-014-1339-y","type":"journal-article","created":{"date-parts":[[2014,12,3]],"date-time":"2014-12-03T12:05:51Z","timestamp":1417608351000},"page":"2877-2899","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["In-order delivery approach for 2D and 3D NoCs"],"prefix":"10.1007","volume":"71","author":[{"given":"Masoud","family":"Daneshtalab","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Dytckov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,12,4]]},"reference":[{"key":"1339_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-8274-1","volume-title":"Routing algorithms in networks-on-chip","author":"M Palesi","year":"2014","unstructured":"Palesi M, Daneshtalab M (2014) Routing algorithms in networks-on-chip. Springer, Berlin"},{"issue":"10","key":"1339_CR2","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","volume":"15","author":"VF Pavlidis","year":"2007","unstructured":"Pavlidis VF, Friedman EG (2007) 3-D topologies for networks-on-chip. IEEE Trans Very Large Scale Integr VLSI Syst 15(10):1081\u20131090","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"1339_CR3","doi-asserted-by":"crossref","unstructured":"Mubeen S, Kumar S (2010) Designing efficient source routing for mesh topology network on chip platforms. In: Proceedings of the 13th euromicro conference on digital system design: architectures, methods and tools, 2010, pp 181\u2013188","DOI":"10.1109\/DSD.2010.57"},{"key":"1339_CR4","doi-asserted-by":"crossref","unstructured":"Daneshtalab M, Ebrahimi M, Liljeberg P, Plosila J, Tenhunen H (2010) Input\u2013output selection based router for networks-on-chip. In: IEEE computer society annual symposium on VLSI (ISVLSI), 2010, pp 92\u201397","DOI":"10.1109\/ISVLSI.2010.76"},{"key":"1339_CR5","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Tenhunen H (2011) Agent-based on-chip network using efficient selection method. In: Proceedings of 19th IFIP\/IEEE international conference on very large scale integration (VLSI-SoC), 2011, pp 284\u2013289","DOI":"10.1109\/VLSISoC.2011.6081593"},{"key":"1339_CR6","doi-asserted-by":"crossref","unstructured":"Wang X, Mak T, Yingtao Jiang MY, Daneshtalab M, Palesi M (2013) On self-tuning networks-on-chip for dynamic network-flow dominance adaptation. In: Proceedings of seventh IEEE\/ACM international symposium on networks on chip (NoCS), 2013, pp 1\u20138","DOI":"10.1109\/NoCS.2013.6558418"},{"key":"1339_CR7","doi-asserted-by":"crossref","unstructured":"Murali S, Atienza D, Benini L, De Micheli G (2007) A method for routing packets across multiple paths in NoCs with in-order delivery and fault-tolerance gaurantees. VLSI Des 1\u201311. doi: 10.1155\/2007\/37627","DOI":"10.1155\/2007\/37627"},{"key":"1339_CR8","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Jahangireyan A (2013) Aerodynamic optimization of airfoils using adaptive parameterization and genetic algorithm. J Optim Theory Appl 162:257\u2013271","DOI":"10.1007\/s10957-013-0442-1"},{"issue":"2","key":"1339_CR9","first-page":"73","volume":"13","author":"X Wang","year":"2014","unstructured":"Wang X, Yang M, Jiang Y, Mak T, Daneshtalab M, Palesi M (2014) On self-tuning networks-on-chip for dynamic network-flow dominance adaptation. ACM Trans Embed Comput Syst (TECS) 13(2):73\u201394","journal-title":"ACM Trans Embed Comput Syst (TECS)"},{"key":"1339_CR10","unstructured":"Li M, Zeng Q-A, Jone W-B (2006) DyXY\u2014a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of 43rd ACM\/IEEE design automation conference, 2006, pp 849\u2013852"},{"key":"1339_CR11","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Tenhunen H (2011) Exploring partitioning methods for 3D networks-on-chip utilizing adaptive routing model. In: Proceedings of the fifth ACM\/IEEE international symposium on networks-on-chip, 2011, pp 73\u201380","DOI":"10.1145\/1999946.1999958"},{"key":"1339_CR12","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Flich J, Tenhunen H (2012) Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing. IEEE Trans Comput 63:718\u2013733"},{"key":"1339_CR13","doi-asserted-by":"crossref","unstructured":"Palesi M, Holsmark R, Wang X, Kumar S, Yang M, Jiang Y, Catania V (2010) An efficient technique for in-order packet delivery with adaptive routing algorithms in networks on chip. In: Proceedings of the 13th euromicro conference on digital system design: architectures, methods and tools, 2010, pp 37\u201344","DOI":"10.1109\/DSD.2010.53"},{"key":"1339_CR14","unstructured":"Devadas S, Cho MH, Shim KS, Lis M (2009) Guaranteed in-order packet delivery using exclusive dynamic virtual channel allocation, Technical Report, CSAIR-TR-2009-036, August 2009. Massachusetts Institute of Technology"},{"key":"1339_CR15","doi-asserted-by":"crossref","unstructured":"Lis M, Cho MH, Shim KS, Devadas S (2010) Path-diverse in-order routing. In: Proceedings of international conference on green circuits and systems (ICGCS), 2010, pp 311\u2013316","DOI":"10.1109\/ICGCS.2010.5543048"},{"key":"1339_CR16","doi-asserted-by":"crossref","unstructured":"Ebrahimi M, Daneshtalab M, Plosila J (2013) In-order delivery approach for 3D NoCs. In: Proceedings of 17th CSI international symposium on computer architecture & digital systems (CADS), pp 93\u201398","DOI":"10.1109\/CADS.2013.6714243"},{"key":"1339_CR17","unstructured":"Wang H-S, Zhu X, Peh L-S, Malik S (2002) Orion: a power-performance simulator for interconnection networks. In: Proceedings of 35th annual IEEE\/ACM international symposium on microarchitecture (MICRO), 2002, pp 294\u2013305"},{"issue":"7","key":"1339_CR18","doi-asserted-by":"crossref","first-page":"516","DOI":"10.1016\/j.sysarc.2013.03.006","volume":"59","author":"M Ebrahimi","year":"2013","unstructured":"Ebrahimi M, Tenhunen H, Dehyadegari M (2013) Fuzzy-based adaptive routing algorithm for networks-on-chip. J Syst Archit 59(7):516\u2013527","journal-title":"J Syst Archit"},{"key":"1339_CR19","unstructured":"Tol EBVD, Jaspers EGT (2002) Mapping of MPEG-4 decoding on a flexible architecture platform. In: Proceedings of media processors, 2002, pp 1\u201313"},{"issue":"4","key":"1339_CR20","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MMK Martin","year":"2005","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput Arch News 33(4):92\u201399","journal-title":"SIGARCH Comput Arch News"},{"key":"1339_CR21","doi-asserted-by":"crossref","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of 22nd annual international symposium on computer architecture, 1995, pp 24\u201336","DOI":"10.1145\/223982.223990"},{"key":"1339_CR22","doi-asserted-by":"crossref","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi N (2007) Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In: Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture, 2007, pp 3\u201314","DOI":"10.1109\/MICRO.2007.33"},{"key":"1339_CR23","doi-asserted-by":"crossref","unstructured":"Park D, Eachempati S, Das R, Mishra AK, Xie Y, Vijaykrishnan N, Das CR (2008) MIRA: a multi-layered on-chip interconnect router architecture. In: Proceedings of international symposium on computer architecture, 2008, pp 251\u2013261","DOI":"10.1145\/1394608.1382143"},{"key":"1339_CR24","doi-asserted-by":"crossref","unstructured":"Beckmann BM, Wood DA (2004) Managing wire delay in large chip-multiprocessor caches. In: Proceedings of the 37th annual IEEE\/ACM international symposium on microarchitecture, 2004, pp 319\u2013330","DOI":"10.1109\/MICRO.2004.21"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1339-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1339-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1339-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:40:37Z","timestamp":1559385637000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1339-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,4]]},"references-count":24,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2015,8]]}},"alternative-id":["1339"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1339-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12,4]]}}}