{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T06:23:31Z","timestamp":1648535011309},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,12,23]],"date-time":"2014-12-23T00:00:00Z","timestamp":1419292800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1007\/s11227-014-1356-x","type":"journal-article","created":{"date-parts":[[2014,12,22]],"date-time":"2014-12-22T08:26:17Z","timestamp":1419236777000},"page":"1095-1115","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A priority scheduling for TM pathologies"],"prefix":"10.1007","volume":"71","author":[{"given":"Chia-Jung","family":"Chen","sequence":"first","affiliation":[]},{"given":"Rong-Guey","family":"Chang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,12,23]]},"reference":[{"key":"1356_CR1","unstructured":"Arabnia HR, Oliver MA (1989) A transputer network for fast operations on digitised images. In: Computer graphics forum, vol 8. Wiley Online Library, pp 3\u201311"},{"key":"1356_CR2","doi-asserted-by":"crossref","unstructured":"Lakshmanan K, Kato S, Rajkumar R (2010) Scheduling parallel real-time tasks on multi-core processors. In: IEEE, 2010 IEEE 31st, Real-Time Systems Symposium (RTSS), pp 259\u2013268","DOI":"10.1109\/RTSS.2010.42"},{"key":"1356_CR3","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1016\/0743-7315(90)90028-N","volume":"10","author":"HR Arabnia","year":"1990","unstructured":"Arabnia HR (1990) A parallel algorithm for the arbitrary rotation of digitized images using process-and-data-decomposition approach. J Parallel Distrib Comput 10:188\u2013192","journal-title":"J Parallel Distrib Comput"},{"key":"1356_CR4","unstructured":"Arabnia HR, Smith JW (1993) A reconfigurable interconnection network for imaging operations and its implementation using a multi-stage switching box. In: Proceedings of the 7th annual international high performance computing conference, pp 349\u2013357"},{"key":"1356_CR5","doi-asserted-by":"crossref","first-page":"1783","DOI":"10.1016\/0167-8191(95)00032-9","volume":"21","author":"SM Bhandarkar","year":"1995","unstructured":"Bhandarkar SM, Arabnia HR (1995) The refine multiprocessorxtheoretical properties and algorithms. Parallel Comput 21:1783\u20131805","journal-title":"Parallel Comput"},{"key":"1356_CR6","doi-asserted-by":"crossref","unstructured":"Herlihy M, Moss JEB (1993) Transactional memory: Architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, New York, NY, USA, pp 289\u2013300","DOI":"10.1109\/ISCA.1993.698569"},{"key":"1356_CR7","doi-asserted-by":"crossref","unstructured":"Moore KE, Bobba J, Moravan MJ, Hill MD, Wood DA (2006) Logtm: Log-based transactional memory. In: Proceedings of the 12th IEEE Symposium on High-Performance Computer Architecture, IEEE Computer Society, Austin, Texas, USA, 2006, pp 258\u2013269","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"1356_CR8","doi-asserted-by":"crossref","unstructured":"Yen L, Bobba J, Marty MR, Moore KE, Volos H, Hill MD, Swift MM, Wood DA (2007) Logtm-se: Decoupling hardware transactional memory from caches. In: Proceedings of the 13th IEEE Symposium on High-Performance Computer Architecture., HPCA\u201907Scottsdale, AZ, pp 261\u2013272","DOI":"10.1109\/HPCA.2007.346204"},{"issue":"4","key":"1356_CR9","first-page":"42","volume":"9","author":"Z Yan","year":"2013","unstructured":"Yan Z, Jiang H, Tan Y, Feng D (2013) An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory. ACM Trans Architect Code Optim TACO 9(4):42","journal-title":"ACM Trans Architect Code Optim TACO"},{"key":"1356_CR10","doi-asserted-by":"crossref","unstructured":"Ceze L, Tuck J, Cascaval C, Torrellas J (2006) Bulk disambiguation of speculative threads in multiprocessors. In: Proceedings of the 33rd Annual International Symposium on Computer Architecture, ISCA\u201906, Washington, DC, USA","DOI":"10.1145\/1150019.1136506"},{"key":"1356_CR11","doi-asserted-by":"crossref","unstructured":"Hammond L, Wong V, Chen M, Carlstrom BD, Davis JD, Hertzberg B, Prabhu MK, Wijaya H, Kozyrakis C, Olukotun K (2004) Transactional memory coherence and consistency. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, IEEE Computer Society, Washington, DC, USA","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"1356_CR12","doi-asserted-by":"crossref","unstructured":"Damron P, Fedorova A, Lev Y, Luchango V, Moir M, Nussbaum D (2006) Hybrid transactional memory. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, (PPoPP\u201906), New York, USA","DOI":"10.1145\/1168857.1168900"},{"key":"1356_CR13","doi-asserted-by":"crossref","unstructured":"Ananian CS, Asanovic K, Kuszmaul BC, Leiserson CE, Lie S (2005) Unbounded transactional memory. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, San Francisco, CA, USA, pp 316\u2013327","DOI":"10.1109\/HPCA.2005.41"},{"key":"1356_CR14","doi-asserted-by":"crossref","unstructured":"Bobba J, Moore KE, Volos H, Yen L, Hill MD, Swiftand MM, Wood DA (2007) Performance pathologies in hardware transactional memory. In: Proceedings of the 34th annual international symposium on Computer architecture, New York, NY, USA, pp 387\u2013394","DOI":"10.1145\/1250662.1250674"},{"key":"1356_CR15","doi-asserted-by":"crossref","unstructured":"Moravan MJ, Bobba J, Moore KE, Yen L, Hill MD, Liblit B, Swift MM, Wood DA (2006) Supporting nested transactional memory in logtm. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, New York, USA, pp 359\u2013370","DOI":"10.1145\/1168857.1168902"},{"key":"1356_CR16","unstructured":"Scherer WN III, Scott ML (2005) Advanced contention management for dynamic software transactional memory. In: Proceedings of the twenty-fourth annual ACM symposium on Principles of distributed computing., PODC\u201905NU, USA, New York, pp 240\u2013248"},{"issue":"10","key":"1356_CR17","doi-asserted-by":"crossref","first-page":"1068","DOI":"10.1016\/j.jpdc.2010.03.006","volume":"70","author":"A Shriraman","year":"2010","unstructured":"Shriraman A, Dwarkadas S, Scott ML (2010) Implementation tradeoffs in the design of flexible transactional memory support. J Parallel Distrib Comput 70(10):1068\u20131084","journal-title":"J Parallel Distrib Comput"},{"issue":"2","key":"1356_CR18","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1109\/TC.2011.230","volume":"62","author":"R Quislant","year":"2013","unstructured":"Quislant R, Gutierrez E, Plata O, Zapata EL (2013) Ls-sig: Locality-sensitive signatures for transactional memory. IEEE Trans Comput 62(2):322\u2013355","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"1356_CR19","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/1394608.1382133","volume":"36","author":"J Bobba","year":"2008","unstructured":"Bobba J, Goyal N, Hill MD, Swift MM, Wood DA (2008) Tokentm: Efficient execution of large transactions with hardware transactional memory. ACM SIGARCH Comput Archit News 36(3):127\u2013138","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"3","key":"1356_CR20","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1145\/1961296.1950373","volume":"46","author":"L Dalessandro","year":"2011","unstructured":"Dalessandro L, Carouge F, White S, Lev Y, Moir M, Scott ML, Spear MF (2011) Hybrid norec: a case study in the effectiveness of best effort hardware transactional memory. ACM SIGPLAN Not 46(3):39\u201352","journal-title":"ACM SIGPLAN Not"},{"key":"1356_CR21","doi-asserted-by":"crossref","unstructured":"Carlstrom BD, McDonald A, Chafi H, Chung JW, Minh CC, Kozyrakis C, Olukotun K (2006) The $$atomo\\sigma $$ a t o m o \u03c3 transactional programming language. In: Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation","DOI":"10.1145\/1133981.1133983"},{"key":"1356_CR22","doi-asserted-by":"crossref","unstructured":"Spear MF, Dalessandro L, Marathe VJ, Scott ML (2009) A comprehensive contention management strategy for software transactional memory. In: Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, PPoPP\u201909, ACM, New York, NY, USA, pp 141\u2013150","DOI":"10.1145\/1594835.1504199"},{"key":"1356_CR23","unstructured":"Scherer WN III, Scott ML (2005) Randomization in stm contention management. In: Proceedings of the 24th ACM Symposium on Principles of Distributed Computing, PODC\u201905, Las Vegas, NV, July"},{"key":"1356_CR24","unstructured":"Gottschlich J, Connors DA (2008) Extending contention managers for user-defined priority-based transactions. In: Proceedings of the 2008 Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods"},{"key":"1356_CR25","doi-asserted-by":"crossref","unstructured":"Ansari M, Kotselidis C, Luj\u00e1n M, Kirkham C, Watson I (2009) On the performance of contention managers for complex transactional memory benchmarks. In: Eighth International Symposium on IEEE Parallel and Distributed Computing, 2009. ISPDC\u201909, pp 83\u201390","DOI":"10.1109\/ISPDC.2009.18"},{"key":"1356_CR26","doi-asserted-by":"crossref","unstructured":"Ansari M, Luj\u00e1n M, Kotselidis C, Jarvis K, Kirkham C, Watson I (2009) Steal-on-abort: Improving transactional memory performance through dynamic transaction reordering. In: High Performance Embedded Architectures and Compilers. Springer, pp 4\u201318","DOI":"10.1007\/978-3-540-92990-1_3"},{"key":"1356_CR27","doi-asserted-by":"crossref","unstructured":"Courtois PJ, Heymans F, Parnas DL (1971) Concurrent control with readers and writers. Commun ACM 14(10):667\u2013668","DOI":"10.1145\/362759.362813"},{"key":"1356_CR28","doi-asserted-by":"crossref","unstructured":"Blasgen M, Gray J, Mitoma M, Price T (1979) The convoy phenomenon. In: ACM SIGOPS Operating Systems Review, New York, USA, pp 20\u201325","DOI":"10.1145\/850657.850659"},{"key":"1356_CR29","doi-asserted-by":"crossref","unstructured":"Rajwar R, Goodman JR (2002) Transactional lock-free execution of lock-based programs. In: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems ACM, New York, USA, pp 5\u201317","DOI":"10.1145\/605397.605399"},{"issue":"2","key":"1356_CR30","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/1233307.1233309","volume":"25","author":"K Fraser","year":"2007","unstructured":"Fraser K, Harris T (2007) Concurrent programming without locks. ACM Trans Comput Syst TOCS 25(2):5","journal-title":"ACM Trans Comput Syst TOCS"},{"key":"1356_CR31","doi-asserted-by":"crossref","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Alameldeen AR, Xu M, Moore KE, Hill MD, Wood DA (2005) Multifacet\u00d5s general execution-driven multiprocessor simulator(gems) toolset. Comput Archit News 33(4):92\u201399","DOI":"10.1145\/1105734.1105747"},{"key":"1356_CR32","unstructured":"Rajwar R, Herlihy M, Lai K (2005) Virtualizing transactional memory. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture, ISCA\u201905, Madison, Wisconsin, USA"},{"key":"1356_CR33","doi-asserted-by":"crossref","unstructured":"Magnusson PS, Magnus C, Jesper E, Daniel F, Gustav H, Johan H, Fredrik L, Andreas M, Bengt W (2002) Simics: a full system simulation platform. IEEE Comput 35(2):50\u201358","DOI":"10.1109\/2.982916"},{"key":"1356_CR34","doi-asserted-by":"crossref","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The splash-2 programs: Characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture., ISCA\u201995NY, USA, New York, pp 24\u201336","DOI":"10.1145\/223982.223990"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1356-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-014-1356-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-014-1356-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,18]],"date-time":"2019-08-18T17:47:31Z","timestamp":1566150451000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-014-1356-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,23]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,3]]}},"alternative-id":["1356"],"URL":"https:\/\/doi.org\/10.1007\/s11227-014-1356-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12,23]]}}}