{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:49:57Z","timestamp":1745387397578},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2015,4,3]],"date-time":"2015-04-03T00:00:00Z","timestamp":1428019200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1007\/s11227-015-1403-2","type":"journal-article","created":{"date-parts":[[2015,4,3]],"date-time":"2015-04-03T11:05:04Z","timestamp":1428059104000},"page":"2539-2564","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A novel power-efficient multi-operand digit-multiplier using reconfiguration and clock gating"],"prefix":"10.1007","volume":"71","author":[{"given":"Essam","family":"Elsayed","sequence":"first","affiliation":[]},{"given":"Hatem M.","family":"El-Boghdadi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,4,3]]},"reference":[{"key":"1403_CR1","doi-asserted-by":"crossref","unstructured":"Aggoun A, Farwan AF, Ibrahim MK, Ashur A (2004) Radix-2n serial-serial multipliers. In: IEE proceedings\u2014circuits, devices and systems, vol 151(6), pp 503\u2013509, 15 December 2004","DOI":"10.1049\/ip-cds:20040412"},{"key":"1403_CR2","first-page":"113","volume":"1","author":"CW Wu","year":"1989","unstructured":"Wu CW, Cappello PR (1989) Block multipliers unify bit-level cellular multiplications. Int J Comput Aided VLSI Des 1:113\u2013125","journal-title":"Int J Comput Aided VLSI Des"},{"key":"1403_CR3","doi-asserted-by":"crossref","unstructured":"Nibouche C, Nibouche M (2002) On designing digit multipliers. In: 9th International conference on electronics, circuits and systems, vol 3, pp 951\u2013954","DOI":"10.1109\/ICECS.2002.1046406"},{"key":"1403_CR4","doi-asserted-by":"crossref","first-page":"2193","DOI":"10.1109\/ACSSC.2003.1292369","volume":"2","author":"S Krithivasan","year":"2003","unstructured":"Krithivasan S, Schulte MJ (2003) Multiplier architectures for media processing. Proc IEEE Asilomar Conf Signals Syst Comput 2:2193\u20132197","journal-title":"Proc IEEE Asilomar Conf Signals Syst Comput"},{"key":"1403_CR5","unstructured":"Krithivasan S, Schulte MJ, Glossner J (2004) A subword parallel multiplication and sum-of-squares unit. In: Proceedings of the IEEE CS annual symposium on very large scale integration (VLSI) systems, pp 273\u2013274"},{"key":"1403_CR6","doi-asserted-by":"crossref","unstructured":"Tsao Y-L, Chen W-H, Tan M-H, Lin M-C, Jou S-J (2003) Low-power embedded DSP core for communication systems. EURASIP J Appl Signal Process 1355\u20131370","DOI":"10.1155\/S1110865703309059"},{"key":"1403_CR7","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1016\/j.vlsi.2006.02.011","volume":"40","author":"K Tatas","year":"2007","unstructured":"Tatas K, Koutroumpezis G, Soudris D, Thanailakis A (2007) Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications. Integr VLSI J 40:74\u201393","journal-title":"Integr VLSI J"},{"key":"1403_CR8","unstructured":"Wey CL, Li JF (2004) Design of reconfigurable array multipliers and multiplier-accumulators. In: Proceedings of the IEEE Asia\u2013Pacific conference on circuits and systems, pp 37\u201340"},{"key":"1403_CR9","doi-asserted-by":"crossref","unstructured":"Tan D, Danysh A, Liebelt M (2003) Multiple-precision fixed-point vector multiply-accumulator using shared segmentation. In: Proceedings of the IEEE symposium on computer arithmetic, pp 12\u201319","DOI":"10.1109\/ARITH.2003.1207655"},{"key":"1403_CR10","doi-asserted-by":"crossref","unstructured":"Jin-Hao T, Lan-Da V (2009) Power-efficient pipelined reconfigurable fixed-width Baugh\u2013Wooley multipliers. In: IEEE transactions on computers, vol 58(10)","DOI":"10.1109\/TC.2009.89"},{"issue":"1","key":"1403_CR11","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1109\/JSSC.2003.820861","volume":"39","author":"Y-H Huang","year":"2004","unstructured":"Huang Y-H, Ma H-P, Liou M-L, Chiueh T-D (2004) A 1.1 G MAC\/s subword-parallel digital signal processor for wireless communication applications. IEEE J Solid State Circuits 39(1):169\u2013183","journal-title":"IEEE J Solid State Circuits"},{"issue":"7","key":"1403_CR12","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1049\/el:19980501","volume":"34","author":"SD Haynes","year":"1998","unstructured":"Haynes SD, Cheung PYK (1998) Configurable multiplier blocks for embedding in FPGAs. Electron Lett 34(7):638\u2013639","journal-title":"Electron Lett"},{"key":"1403_CR13","unstructured":"Lin R (2001) Reconfigurable parallel inner product processor architecture. In: IEEE transaction on very large scale integration (VLSI) systems, vol 9(2), pp 261\u2013272"},{"key":"1403_CR14","doi-asserted-by":"crossref","unstructured":"Pf\u00e4nder OA, Pfleiderer HJ, Lachowicz SW (2006)Configurable multiplier modules for an adaptive computing system.Adv Radio Sci 4:231-236. doi: 10.5194\/ars-4-231-2006","DOI":"10.5194\/ars-4-231-2006"},{"key":"1403_CR15","unstructured":"Di J, Yuan JS (2003) Run-time reconfigurable power-aware pipelined signed array multiplier design. In: Proceedings of the IEEE international symposium on signals, circuits, and systems, vol 2, pp 405\u2013406"},{"key":"1403_CR16","doi-asserted-by":"crossref","unstructured":"Sjalander M, Drazdziulis M, Larsson-Edefors P, Eriksson H (2005) A low-leakage twin-precision multiplier using reconfigurable power gating. In: Proceedings of the IEEE international symposium on circuits, and systems, vol 2, pp 1654\u20131657","DOI":"10.1109\/ISCAS.2005.1464922"},{"key":"1403_CR17","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1049\/iet-cdt:20060156","volume":"1","author":"S-R Kuang","year":"2007","unstructured":"Kuang S-R, Wang J-P (2007) Design of power-efficient pipelined truncated multipliers with various output precision. IET Comput Digit Tech 1:129\u2013136","journal-title":"IET Comput Digit Tech"},{"key":"1403_CR18","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Arabnia HR, Srinivas MB (2009) Efficient reversible logic design of BCD subtractors. Trans Comput Sci J 99\u2013121 (Springer-Verlag, vol III, LNCS 5300, ISSN 1866-4733, transactions, ISSN 0302-9743, LNCS)","DOI":"10.1007\/978-3-642-00212-0_6"},{"key":"1403_CR19","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Jayashree HV, Nagamani AN, Arabnia HR (2013) Progress in reversible processor design: a novel methodology for reversible carry look-ahead adder. In: Gavrilova ML, Tan CJK (eds) Transactions in computational science (Springer), vol XVII, LNCS 7420, Springer, Berlin, pp 73\u201397(ISBN # 978-3-642-35839-5)","DOI":"10.1007\/978-3-642-35840-1_4"},{"key":"1403_CR20","unstructured":"Thapliyal H, Arabnia HR, Srinivas MB (2006) Reduced area low power high throughput BCD adders for IEEE 754r format. In: Proceedings of the 11th international CSI computer conference (sponsors: Institute for Studies in Theoretical Physics and Mathematics (IPM) and CSI, etc), vol 2, pp 59\u201364, Tehran, 24\u201326 January 2006"},{"key":"1403_CR21","unstructured":"Himanshu T, Srinivas MB, Arabnia HR (2005) Reversible logic synthesis of half, full and parallel subtractors. In: Proceedings of the 2005 international conference on embedded systems and applications, ESA\u201905, Las Vegas, pp 165\u2013172"},{"key":"1403_CR22","unstructured":"Himanshu T, Srinivas M B, Arabnia HR (2005) A need of quantum computing: reversible logic synthesis of parallel binary adder\u2013subtractor. In: Proceedings of the 2005 international conference on embedded systems and applications, ESA\u201905, Las Vegas, pp 60\u201366"},{"key":"1403_CR23","doi-asserted-by":"crossref","unstructured":"Elsayed E, El-Boghdadi HM (2014) Area-efficient digit serial-serial two\u2019s complement multiplier. J Circuits Syst Comput 23(7)","DOI":"10.1142\/S0218126614500996"},{"issue":"2","key":"1403_CR24","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/79.826409","volume":"17","author":"J Fridman","year":"2000","unstructured":"Fridman J (2000) Sub-word parallelism in digital signal processing. IEEE Signal Process Mag 17(2):27\u201335","journal-title":"IEEE Signal Process Mag"},{"key":"1403_CR25","doi-asserted-by":"crossref","unstructured":"Nguyen HV, John LK (1999) Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology. In: Proceedings of the ACM international conference on supercomputing, pp 11\u201320","DOI":"10.1145\/305138.305150"},{"issue":"2","key":"1403_CR26","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1109\/TSE.2005.26","volume":"31","author":"LB Baumstark","year":"2005","unstructured":"Baumstark LB, Wills LM (2005) Retargeting sequential image-processing programs for data parallel execution. IEEE Trans Softw Eng 31(2):116\u2013136","journal-title":"IEEE Trans Softw Eng"},{"key":"1403_CR27","doi-asserted-by":"crossref","unstructured":"Limousin C et al (2001) Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor. In: Proceedings of the 15th international conference on supercomputing. ACM, New York","DOI":"10.1145\/377792.377839"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1403-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-015-1403-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1403-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:43:50Z","timestamp":1566495830000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-015-1403-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4,3]]},"references-count":27,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2015,7]]}},"alternative-id":["1403"],"URL":"https:\/\/doi.org\/10.1007\/s11227-015-1403-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4,3]]}}}