{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T00:16:07Z","timestamp":1771632967468,"version":"3.50.1"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2015,3,25]],"date-time":"2015-03-25T00:00:00Z","timestamp":1427241600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1007\/s11227-015-1410-3","type":"journal-article","created":{"date-parts":[[2015,3,24]],"date-time":"2015-03-24T04:32:29Z","timestamp":1427171549000},"page":"2668-2693","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":19,"title":["Reversible logic based multiplication computing unit using binary tree data structure"],"prefix":"10.1007","volume":"71","author":[{"given":"Saurabh","family":"Kotiyal","sequence":"first","affiliation":[]},{"given":"Himanshu","family":"Thapliyal","sequence":"additional","affiliation":[]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,3,25]]},"reference":[{"key":"1410_CR1","volume-title":"Quantum computation and quantum information","author":"MA Nielsen","year":"2000","unstructured":"Nielsen MA, Chuang IL (2000) Quantum computation and quantum information. Cambridge University Press, New York"},{"issue":"1","key":"1410_CR2","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1103\/PhysRevA.54.147","volume":"54","author":"V Vedral","year":"1996","unstructured":"Vedral V, Barenco A, Ekert A (1996) Quantum networks for elementary arithmetic operations. Phys Rev A 54(1):147\u2013153","journal-title":"Phys Rev A"},{"key":"1410_CR3","unstructured":"Vos AD, Rentergem YV (2005) Power consumption in reversible logic addressed by a ramp voltage. In: Proceedings of the 15th international workshop patmos (2005) LNCS, vol 3728, pp 207\u2013216"},{"key":"1410_CR4","doi-asserted-by":"crossref","unstructured":"Ercan I, Anderson N (2011) Heat dissipation bounds for nanocomputing: theory and application to qca. In: Proceedings of 11th IEEE conference on nanotechnology (IEEE-NANO), pp 1289\u20131294","DOI":"10.1109\/NANO.2011.6144346"},{"key":"1410_CR5","doi-asserted-by":"crossref","unstructured":"Anderson N, Ercan I, Ganesh N (2012) Toward nanoprocessor thermodynamics. In: Proceedings of 12th IEEE conference on nanotechnology (IEEE-NANO), pp 1\u20136","DOI":"10.1109\/NANO.2012.6322186"},{"key":"1410_CR6","doi-asserted-by":"crossref","unstructured":"Stearns K, Anderson N (2013) Throughput-dissipation tradeoff in partially reversible nanocomputing: a case study. In: Proceedings of nanoscale architectures (NANOARCH), 2013 IEEE\/ACM international symposium, pp 101\u2013105","DOI":"10.1109\/NanoArch.2013.6623052"},{"key":"1410_CR7","unstructured":"Cuccaro SA, Draper TG, Kutin SA, Moulton DP (2004) A new quantum ripple-carry addition circuit. arXiv:quant-ph\/0410184"},{"issue":"6","key":"1410_CR8","first-page":"440","volume":"5","author":"Y Takahashi","year":"2005","unstructured":"Takahashi Y, Kunihiro N (2005) A linear-size quantum circuit for addition with no ancillary qubits. Quantum Inf Comput 5(6):440\u2013448","journal-title":"Quantum Inf Comput"},{"issue":"4","key":"1410_CR9","first-page":"351","volume":"6","author":"TG Draper","year":"2006","unstructured":"Draper TG, Kutin SA, Rains EM, Svore KM (2006) A logarithmic-depth quantum carry-lookahead adder. Quantum Inf Comput 6(4):351\u2013369","journal-title":"Quantum Inf Comput"},{"key":"1410_CR10","unstructured":"Takahashi Y, Tani S, Kunihiro N (2004) Quantum addition circuits and unbounded fan-out. arXiv:0910.2530"},{"key":"1410_CR11","unstructured":"Takahashi Y (2010) Quantum arithmetic circuits: a survey. In: Proceedings of IEICE transactions on fundamentals, vol E92-A, no 5, pp 276\u20131283"},{"issue":"1","key":"1410_CR12","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1016\/S0167-9260(02)00051-2","volume":"33","author":"B Desoete","year":"2002","unstructured":"Desoete B, Vos AD (2002) A reversible carry-look-ahead adder using control gates. Integr VLSI J 33(1):89\u2013104","journal-title":"Integr VLSI J"},{"issue":"12","key":"1410_CR13","doi-asserted-by":"crossref","first-page":"1693","DOI":"10.1016\/j.mejo.2008.04.003","volume":"39","author":"AK Biswas","year":"2008","unstructured":"Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J 39(12):1693\u20131703","journal-title":"Microelectron J"},{"key":"1410_CR14","doi-asserted-by":"crossref","unstructured":"Kotiyal S, Thapliyal H, Ranganathan N (2011) Design of a reversible bidirectional barrel shifter. In: Proceedings of 11th IEEE conference on nanotechnology (IEEE-NANO), pp 463\u2013468","DOI":"10.1109\/NANO.2011.6144414"},{"issue":"6","key":"1410_CR15","first-page":"974","volume":"3","author":"M Haghparast","year":"2008","unstructured":"Haghparast M, Jassbi S, Navi K, Hashemipour O (2008) Design of a novel reversible multiplier circuit using hng gate in nanotechnology. World App Sci J 3(6):974\u2013978","journal-title":"World App Sci J"},{"key":"1410_CR16","doi-asserted-by":"crossref","unstructured":"Sultana S, Radecka K (2011) Reversible adder\/subtractor with overflow detector. In: Proceedings of circuits and systems (MWSCAS), 2011 IEEE 54th international midwest symposium, pp 1\u20134","DOI":"10.1109\/MWSCAS.2011.6026310"},{"key":"1410_CR17","doi-asserted-by":"crossref","unstructured":"Sultana S, Radecka K (2011) Reversible implementation of square-root circuit. In: Proceedings of electronics, circuits and systems (ICECS), 18th IEEE international conference, pp 141\u2013144","DOI":"10.1109\/ICECS.2011.6122234"},{"key":"1410_CR18","doi-asserted-by":"crossref","unstructured":"Sultana S, Radecka K (2013) Testing reversible adder\/subtractor for missing control points. In: Proceedings of the 56th IEEE international midwest symposium on circuits and systems (MWSCAS), Columbus","DOI":"10.1109\/MWSCAS.2013.6674673"},{"key":"1410_CR19","first-page":"806","volume":"3","author":"M Shams","year":"2008","unstructured":"Shams M, Haghparast M, Navi K (2008) Novel reversible multiplier circuit in nanotechnology. World Appl Sci J 3:806\u2013810","journal-title":"World Appl Sci J"},{"issue":"2","key":"1410_CR20","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1142\/S0218126609005083","volume":"18","author":"M Haghparast","year":"2009","unstructured":"Haghparast M, Mohammadi M, Navi K, Eshghi M (2009) Optimized reversible multiplier circuit. J Circuits Syst Comput 18(2):311\u2013323","journal-title":"J Circuits Syst Comput"},{"key":"1410_CR21","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Srinivas M (2006) Novel reversible multiplier architecture using reversible tsg gate. In: Proceedings of computer systems and applications, IEEE international conference, vol 8, pp 100\u2013103","DOI":"10.1109\/AICCSA.2006.205074"},{"key":"1410_CR22","unstructured":"Thapliyal H, Srinivas M, Arabnia HR (2005) A reversible version of $$4 \\times 4$$ 4 \u00d7 4 bit array multiplier with minimum gates and garbage outputs. In: Proceedings of the 2005 international conference on embedded systems and applications, ESA\u201905, pp 106\u2013116"},{"key":"1410_CR23","doi-asserted-by":"crossref","unstructured":"Peres A (1985) Reversible logic and quantum computers. Phys Rev A Gen Phys 32(6):3266\u20133276","DOI":"10.1103\/PhysRevA.32.3266"},{"key":"1410_CR24","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21:219\u2013253","journal-title":"Int J Theor Phys"},{"issue":"2","key":"1410_CR25","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1016\/j.mejo.2010.11.008","volume":"42","author":"R Zhou","year":"2011","unstructured":"Zhou R, Shi Y, Wang H, Cao J (2011) Transistor realization of reversible \u201czs\u201d series gates and reversible array multiplier. Microelectron J 42(2):305\u2013315","journal-title":"Microelectron J"},{"key":"1410_CR26","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Jayashree H, Nagamani A, Arabnia H (2013) Progress in reversible processor design: a novel methodology for reversible carry look-ahead adder. In: Gavrilova M, Tan C (eds) Proceedings of transactions on computational science XVII, ser lecture notes in computer science, Springer, Berlin, vol 7420, pp 73\u201397","DOI":"10.1007\/978-3-642-35840-1_4"},{"key":"1410_CR27","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Arabnia H (2006) Combined integer and floating point multiplication architecture (cifm) for fpgas and its reversible logic implementation. In: Proceedings of circuits and systems, MWSCAS\u201906, 49th IEEE international midwest symposium, vol 2, pp 438\u2013442","DOI":"10.1109\/MWSCAS.2006.382306"},{"key":"1410_CR28","first-page":"83","volume":"2002","author":"JW Bruce","year":"2002","unstructured":"Bruce JW, Thornton MA, Shivakumaraiah L, Kokate PS, Li X (2002) Efficient adder circuits based on a conservative reversible logic gate. Proc IEEE Symp VLSI 2002:83\u201388","journal-title":"Proc IEEE Symp VLSI"},{"key":"1410_CR29","unstructured":"Thapliyal H, Srinivas M, Arabnia HR (2005) Reversible logic synthesis of half, full and parallel subtractors. In: Proceedings of the 2005 international conference on embedded systems and applications, ESA\u201905, pp 165\u2013172"},{"issue":"8","key":"1410_CR30","doi-asserted-by":"crossref","first-page":"973","DOI":"10.1016\/j.mejo.2011.05.007","volume":"42","author":"EPA Akbar","year":"2011","unstructured":"Akbar EPA, Haghparast M, Navi K (2011) Novel design of a fast reversible wallace sign multiplier circuit in nanotechnology. Microelectron J 42(8):973\u2013981","journal-title":"Microelectron J"},{"key":"1410_CR31","unstructured":"Thapliyal H, Srinivas MB, Arabnia HR (2005) A need of quantum computing: reversible logic synthesis of parallel binary adder-subtractor. In: Proceedings of the 2005 international conference on embedded systems and applications, ESA\u201905, pp 60\u2013566"},{"key":"1410_CR32","unstructured":"Thapliyal H, Arabnia HR (2006) Reversible programmable logic array (rpla) using fredkin and feynman gates for industrial electronics and applications. arXiv:cs\/0609029"},{"key":"1410_CR33","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1016\/j.sysarc.2005.05.005","volume":"52","author":"HM Babu","year":"2006","unstructured":"Babu HM, Chowdhury A (2006) Design of a compact reversible binary coded decimal adder circuit. Elsevier J Syst Arch 52:272\u2013282","journal-title":"Elsevier J Syst Arch"},{"issue":"6","key":"1410_CR34","first-page":"787","volume":"4","author":"M Mohammadi","year":"2008","unstructured":"Mohammadi M, Eshghi M, Haghparast M, Bahrololoom A (2008) Design and optimization of reversible bcd adder\/subtractor circuit for quantum and nanotechnology based systems. World Appl Sci J 4(6):787\u2013792","journal-title":"World Appl Sci J"},{"key":"1410_CR35","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Arabnia H, Srinivas M (2009) Efficient reversible logic design of bcd subtractors. In: Proceedings of transactions on computational sciences journal, LNCS 5300, vol 3. Springer, New York, pp 99\u2013121","DOI":"10.1007\/978-3-642-00212-0_6"},{"issue":"5","key":"1410_CR36","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1142\/S0219749909005523","volume":"7","author":"M Mohammadi","year":"2009","unstructured":"Mohammadi M, Haghparast M, Eshghi M, Navi K (2009) Minimization optimization of reversible bcd-full adder\/subtractor using genetic algorithm and don\u2019t care concept. Int J Quantum Inf 7(5):969\u2013989","journal-title":"Int J Quantum Inf"},{"key":"1410_CR37","unstructured":"James RK, Jacob KP, Sasi S (2008) Reversible binary coded decimal adders using toffoli gates. In: Proceedings of advances in computational algorithms and data analysis, LNEE, vol 15, pp 117\u2013131"},{"key":"1410_CR38","unstructured":"Thapliyal H, Arabnia HR, Bajpai R, Sharma KK (2007) Partial reversible gates (prg) for reversible bcd arithmetic. arXiv:0711.2674"},{"key":"1410_CR39","doi-asserted-by":"crossref","unstructured":"Rangaraju H, Suresh A, Muralidhara K (2013) Design of efficient reversible multiplier. In: Meghanathan N, Nagamalai D, Chaki N (eds) Proceedings of advances in computing and information technology, ser advances in intelligent systems and computing, vol 178. Springer, Berlin, pp 571\u2013579","DOI":"10.1007\/978-3-642-31600-5_56"},{"key":"1410_CR40","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Ranganathan N (2011) A new reversible design of bcd adder. In: Proceedings of design, automation test in Europe conference exhibition (DATE), pp 1\u20134","DOI":"10.1109\/DATE.2011.5763308"},{"key":"1410_CR41","doi-asserted-by":"crossref","unstructured":"Bhardwaj K, Deshpande B (2013) K-algorithm: an improved booth\u2019s recoding for optimal fault-tolerant reversible multiplier. In: Proceedings of VLSI design, 12th international conference on embedded systems (VLSID), 26th international conference, pp 362\u2013367","DOI":"10.1109\/VLSID.2013.215"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1410-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-015-1410-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1410-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T06:40:39Z","timestamp":1559371239000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-015-1410-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,25]]},"references-count":41,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2015,7]]}},"alternative-id":["1410"],"URL":"https:\/\/doi.org\/10.1007\/s11227-015-1410-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3,25]]}}}