{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:31:07Z","timestamp":1758709867871},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2015,7,8]],"date-time":"2015-07-08T00:00:00Z","timestamp":1436313600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1007\/s11227-015-1466-0","type":"journal-article","created":{"date-parts":[[2015,7,7]],"date-time":"2015-07-07T10:53:49Z","timestamp":1436266429000},"page":"3770-3786","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A low-cost and latency bypass channel-based on-chip network"],"prefix":"10.1007","volume":"71","author":[{"given":"Amir","family":"Fadakar Noghondar","sequence":"first","affiliation":[]},{"given":"Midia","family":"Reshadi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,7,8]]},"reference":[{"key":"1466_CR1","doi-asserted-by":"crossref","unstructured":"Krishna T et al (2013) Breaking the on-chip latency barrier using SMART. In: IEEE 19th international symposium on high performance computer architecture (HPCA2013)","DOI":"10.1109\/HPCA.2013.6522334"},{"issue":"1","key":"1466_CR2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu R et al (2009) Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. Comput-Aided Des Integr Circ Syst IEEE Trans 28(1):3\u201321","journal-title":"Comput-Aided Des Integr Circ Syst IEEE Trans"},{"key":"1466_CR3","doi-asserted-by":"crossref","unstructured":"Murali S, De Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings of the conference on Design, automation and test in Europe, vol 2. IEEE Computer Society","DOI":"10.1109\/DATE.2004.1269002"},{"key":"1466_CR4","doi-asserted-by":"crossref","unstructured":"Hu J, Marculescu R (2003) Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ACM","DOI":"10.1145\/1119772.1119818"},{"key":"1466_CR5","doi-asserted-by":"crossref","unstructured":"Grot B et al (2009) Express cube topologies for on-chip interconnects. High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th international symposium on IEEE","DOI":"10.1109\/HPCA.2009.4798251"},{"issue":"2","key":"1466_CR6","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1145\/1273440.1250679","volume":"35","author":"J Kim","year":"2007","unstructured":"Kim J, Dally WJ, Abts D (2007) Flattened butterfly: a cost-efficient topology for high-radix networks. ACM SIGARCH Comput Archit News 35(2):126\u2013137","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"12","key":"1466_CR7","doi-asserted-by":"crossref","first-page":"1897","DOI":"10.1109\/TCAD.2011.2164538","volume":"30","author":"Y-H Kao","year":"2011","unstructured":"Kao Y-H et al (2011) CNoC: high-radix clos network-on-chip. Comput-Aided Des Integr Circ Syst IEEE Trans 30(12):1897\u20131910","journal-title":"Comput-Aided Des Integr Circ Syst IEEE Trans"},{"issue":"5","key":"1466_CR8","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y et al (2007) A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27(5):51\u201361","journal-title":"IEEE Micro"},{"key":"1466_CR9","doi-asserted-by":"crossref","unstructured":"Howard J et al (2010) A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. Solid-state circuits conference digest of technical papers (ISSCC), 2010 IEEE international, IEEE","DOI":"10.1109\/ISSCC.2010.5434077"},{"issue":"2","key":"1466_CR10","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1145\/146628.140384","volume":"20","author":"CJ Glass","year":"1992","unstructured":"Glass CJ, Ni LM (1992) The turn model for adaptive routing. ACM SIGARCH Comput Archit News 20(2):278\u2013287","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"7","key":"1466_CR11","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"G-M Chiu","year":"2000","unstructured":"Chiu G-M (2000) The odd\u2013even turn model for adaptive routing. Parallel Distrib Syst IEEE Trans 11(7):729\u2013738","journal-title":"Parallel Distrib Syst IEEE Trans"},{"key":"1466_CR12","doi-asserted-by":"crossref","unstructured":"Boura YM, Das CR (1994) Efficient fully adaptive wormhole routing in n-dimensional meshes. Distributed computing systems, 1994. In: Proceedings of the 14th international conference on IEEE","DOI":"10.1109\/ICDCS.1994.302473"},{"key":"1466_CR13","doi-asserted-by":"crossref","unstructured":"Li M, Zeng Q-A, Jone W-B (2006) DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of the 43rd annual design automation conference, ACM","DOI":"10.1145\/1146909.1147125"},{"key":"1466_CR14","doi-asserted-by":"crossref","unstructured":"Jain TNK et al (2010) Asynchronous bypass channels: improving performance for multi-synchronous NoCs. In: 2010 Fourth ACM\/IEEE international symposium on Networks-on-Chip (NOCS). IEEE","DOI":"10.1109\/NOCS.2010.15"},{"issue":"5","key":"1466_CR15","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1049\/iet-cdt.2008.0092","volume":"3","author":"S Rodrigo","year":"2009","unstructured":"Rodrigo S et al (2009) Efficient implementation of distributed routing algorithms for NoCs. IET Comput Digit Tech 3(5):460\u2013475","journal-title":"IET Comput Digit Tech"},{"key":"1466_CR16","doi-asserted-by":"crossref","unstructured":"Matsutani H et al (2009) Prediction router: yet another low latency on-chip router architecture. In: IEEE 15th international symposium on high performance computer architecture. HPCA 2009. IEEE, pp 367\u2013378","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"1466_CR17","doi-asserted-by":"crossref","unstructured":"Kumar A, Peh L-S, Jha NK (2008) Token flow control. In: Proceedings of the 41st annual IEEE\/ACM international symposium on Microarchitecture. IEEE Computer Society","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"1466_CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01725-4","volume-title":"On-chip networks","author":"NE Jerger","year":"2009","unstructured":"Jerger NE, Peh L-S (2009) On-chip networks. Morgan and cLaypool, Cambridge"},{"key":"1466_CR19","doi-asserted-by":"crossref","unstructured":"Badri S, Holsmark R, Kumar S (2012) Junction based routing: a scalable technique to support source routing in large NoC platforms. In: Proceedings of the 5th international workshop on Network on chip architectures, ACM","DOI":"10.1145\/2401716.2401727"},{"key":"1466_CR20","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2004","unstructured":"Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Elsevier, Amsterdam"},{"key":"1466_CR21","unstructured":"Fazzino F, Palesi M, Patti D (2008) Noxim: network-on-chip simulator. http:\/\/sourceforge.net\/projects\/noxim"},{"key":"1466_CR22","doi-asserted-by":"crossref","unstructured":"Kahng AB et al (2009) ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: Proceedings of the conference on Design, automation and test in Europe. European Design and Automation Association","DOI":"10.1109\/DATE.2009.5090700"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1466-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-015-1466-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1466-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,12]],"date-time":"2023-08-12T02:47:02Z","timestamp":1691808422000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-015-1466-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,8]]},"references-count":22,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2015,10]]}},"alternative-id":["1466"],"URL":"https:\/\/doi.org\/10.1007\/s11227-015-1466-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7,8]]}}}