{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:05:26Z","timestamp":1758891926431},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2015,8,4]],"date-time":"2015-08-04T00:00:00Z","timestamp":1438646400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"Institute for Research in Fundamental Science (IPM)","award":["CS1394-4-14"],"award-info":[{"award-number":["CS1394-4-14"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1007\/s11227-015-1486-9","type":"journal-article","created":{"date-parts":[[2015,8,3]],"date-time":"2015-08-03T03:29:15Z","timestamp":1438572555000},"page":"3958-3973","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Voltage scaling and dark silicon in symmetric multicore processors"],"prefix":"10.1007","volume":"71","author":[{"given":"Hamid","family":"Nejatollahi","sequence":"first","affiliation":[]},{"given":"Mostafa E.","family":"Salehi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,8,4]]},"reference":[{"key":"1486_CR1","doi-asserted-by":"crossref","unstructured":"Moore G (1965) Moore\u2019s law. Electronics Magazine","DOI":"10.2307\/1370998"},{"key":"1486_CR2","doi-asserted-by":"crossref","unstructured":"Venkatesh G, Sampson J, Goulding N, Garcia S, Bryksin V, Lugo-Martinez J, Swanson S, Taylor MB (2010) Conservation cores. In: Proceedings of the fifteenth edition of ASPLOS on architectural support for programming languages and operating systems-ASPLOS \u201910, vol 38, no 1, p 205","DOI":"10.1145\/1736020.1736044"},{"key":"1486_CR3","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh H, Blem E, St.Amant R, Sankaralingam K, Burger D, St Amant R, Sankaralingam K, Burger D (2011) Dark silicon and the end of multicore scaling. In: 38th annual international aymposium on Computer architecture (ISCA), 2011, vol 32, no 3, pp 365\u2013376","DOI":"10.1145\/2000064.2000108"},{"key":"1486_CR4","unstructured":"ITRS (2010) International Technology Roadmap for Semiconductors. ITRS [Online]. Available http:\/\/www.itrs.net\/"},{"issue":"2","key":"1486_CR5","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/2408776.2408797","volume":"56","author":"H Esmaeilzadeh","year":"2013","unstructured":"Esmaeilzadeh H, Blem E, St Amant R, Sankaralingam K, Burger D (2013) Power challenges may end the multicore era. Commun ACM 56(2):93\u2013102","journal-title":"Commun ACM"},{"key":"1486_CR6","unstructured":"Hsu BC-H (2003) Compiler-directed dynamic voltage and frequency scaling for cpu power and energy reduction. Ph.D. Dissertion, State University of New Jersey, USA"},{"issue":"5","key":"1486_CR7","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MM.2013.75","volume":"33","author":"K Swaminathan","year":"2013","unstructured":"Swaminathan K, Kultursay E, Saripalli V, Narayanan V, Kandemir MT, Datta S (2013) Steep-slope devices: from dark to dim silicon. IEEE Micro 33(5):50\u201359","journal-title":"IEEE Micro"},{"issue":"1","key":"1486_CR8","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/L-CA.2007.18","volume":"7","author":"S Cho","year":"2008","unstructured":"Cho S, Melhem RG (2008) Corollaries to Amdahl\u2019s law for energy. Comput Archit Lett 7(1):25\u201328","journal-title":"Comput Archit Lett"},{"issue":"7","key":"1486_CR9","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"MD Hill","year":"2008","unstructured":"Hill MD, Marty MR (2008) Amdahl\u2019s law in the multicore era. IEEE Comput 41(7):33\u201338","journal-title":"IEEE Comput"},{"issue":"3","key":"1486_CR10","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1145\/1816038.1816011","volume":"38","author":"S Eyerman","year":"2010","unstructured":"Eyerman S, Eeckhout L (2010) Modeling critical sections in Amdahl\u2019s law and its implications for multicore design. ACM SIGARCH Comput Archit News 38(3):362","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"8","key":"1486_CR11","doi-asserted-by":"crossref","first-page":"2566","DOI":"10.1016\/j.compeleceng.2013.04.016","volume":"39","author":"A Marowka","year":"2013","unstructured":"Marowka A (2013) Analytical modeling of energy efficiency in heterogeneous processors. Comput Electr Eng 39(8):2566\u20132578","journal-title":"Comput Electr Eng"},{"key":"1486_CR12","doi-asserted-by":"crossref","unstructured":"Marowka A (2012) Extending Amdahl\u2019s law for heterogeneous computing. In: Proceedings of the 2012 10th IEEE international symposium on parallel and distributed processing with applications, ISPA 2012, pp 309\u2013316","DOI":"10.1109\/ISPA.2012.47"},{"issue":"2","key":"1486_CR13","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1016\/j.jpdc.2009.05.002","volume":"70","author":"X-H Sun","year":"2010","unstructured":"Sun X-H, Chen Y (2010) Reevaluating Amdahl\u2019s law in the multicore era. J Parallel Distrib Comput 70(2):183\u2013188","journal-title":"J Parallel Distrib Comput"},{"key":"1486_CR14","unstructured":"Lee JLJ, Kim NSKNS (2009) Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating. In: 2009 46th ACM\/IEEE Design Automation Conference, p 47"},{"issue":"2","key":"1486_CR15","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/TVLSI.2010.2092795","volume":"20","author":"J Lee","year":"2012","unstructured":"Lee J, Kim NS (2012) Analyzing potential throughput improvement of power- and thermal-constrained multicore processors by exploiting DVFS and PCPG. IEEE Trans Very Large Scale Integr Syst 20(2):225\u2013235","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"1486_CR16","doi-asserted-by":"crossref","unstructured":"Patki T, Lowenthal DK, Rountree B, Schulz M, de Supinski BR (2013) Exploring hardware overprovisioning in power-constrained, high performance computing. In: Proceedings of the 27th international ACM conference on international conference on supercomputing-ICS \u201913, p 173","DOI":"10.1145\/2464996.2465009"},{"key":"1486_CR17","doi-asserted-by":"crossref","unstructured":"Shafique M, Garg S, Henkel J, Marculescu D (2014) The EDA challenges in the dark silicon era. In: Proceedings of the 51st annual design automation conference-DAC \u201914, pp 1\u20136","DOI":"10.1145\/2593069.2593229"},{"issue":"5","key":"1486_CR18","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.2013.90","volume":"33","author":"MB Taylor","year":"2013","unstructured":"Taylor MB (2013) A landscape of the new dark silicon design regime. IEEE Micro 33(5):8\u201319","journal-title":"IEEE Micro"},{"key":"1486_CR19","doi-asserted-by":"crossref","unstructured":"Gnad D, Shafique M, Kriebel F, Rehman S, Sun D, Henkel J (2015) Hayat: harnessing dark silicon and variability for aging deceleration and balancing. In: Proceedings of the 52nd annual design automation conference on-DAC \u201915, pp 1\u20136","DOI":"10.1145\/2744769.2744849"},{"key":"1486_CR20","doi-asserted-by":"crossref","unstructured":"Shafique M, Gnad D, Garg S, Henkel J (2015) Variability-aware dark silicon management in on-chip many-core systems. In: Proceedings of the 2015 design, automation and test in Europe conference and exhibition, no 2, pp 387\u2013392","DOI":"10.7873\/DATE.2015.0900"},{"key":"1486_CR21","doi-asserted-by":"crossref","unstructured":"Kriebel F, Rehman S, Sun D, Shafique M, Henkel J (2014) ASER: adaptive soft error resilience for reliability-heterogeneous processors in the dark silicon era. In: Proceedings of the 51st annual design automation conference, pp 12:1\u201312:6","DOI":"10.1145\/2593069.2593094"},{"key":"1486_CR22","doi-asserted-by":"crossref","unstructured":"Raghavan A, Luo Y, Chandawalla A, Papaefthymiou M, Pipe KP, Wenisch TF, Martin MMK (2012) Computational sprinting. In: IEEE international symposium on high-performance comp architecture, pp 1\u201312","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"1486_CR23","doi-asserted-by":"crossref","unstructured":"Henkel J, Khdr H, Pagani S, Shafique M (2015) New trends in dark silicon. In: Proceedings of the 52nd annual design automation conference on-DAC \u201915, pp 1\u20136","DOI":"10.1145\/2744769.2747938"},{"key":"1486_CR24","unstructured":"Sohail HB, Thottethodi M (2011) Dark silicon is sub-optimal and avoidable. Technical Report, Purdue University"},{"key":"1486_CR25","unstructured":"Wang L, Skadron K (2013) Dark vs. dim silicon and near-threshold computing extended results. Technical Report UVA-CS-13-01, Department of Computer Science, University of Virginia"},{"key":"1486_CR26","doi-asserted-by":"crossref","unstructured":"Nejatollahi H, Salehi ME (2014) Effect of voltage scaling on symmetric multicore\u2019s speed-up. In: 2014 22nd Iranian conference on electrical engineering (ICEE)","DOI":"10.1109\/IranianCEE.2014.6999657"},{"key":"1486_CR27","doi-asserted-by":"crossref","unstructured":"Sakurai T, Newton AR (1990) Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid-State Circuits 25(2), pp 584\u2013594","DOI":"10.1109\/4.52187"},{"issue":"1","key":"1486_CR28","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TCSII.2007.907784","volume":"55","author":"A Shebaita","year":"2008","unstructured":"Shebaita A, Ismail Y (2008) Multiple threshold voltage design scheme for CMOS tapered buffers. IEEE Trans Circuits Syst II Express Briefs 55(1):21\u201325","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"1486_CR29","unstructured":"Weste NHE, Harris DM (2011) CMOS VLSI design: a circuits and systems perspective. Pearson Education, India"},{"key":"1486_CR30","doi-asserted-by":"crossref","unstructured":"Li NP, Sheng , Ahn J, Brockman, Jay B, Jouppi (2009) McPAT 1.0: an integrated power, area, and timing modeling framework for multicore architectures. HP Labs","DOI":"10.1145\/1669112.1669172"},{"key":"1486_CR31","doi-asserted-by":"crossref","unstructured":"Borkar S (2007) Thousand core chips: a technology perspective. In: Proceedings of the 44th annual design automation conference, pp 746\u2013749","DOI":"10.1145\/1278480.1278667"},{"key":"1486_CR32","doi-asserted-by":"crossref","unstructured":"Chung ES, Milder PA, Hoe JC, Mai K (2010) Single-chip heterogeneous computing: does the future include custom logic, FPGAs, and GPGPUs? In: 2010 43rd annual IEEE\/ACM international symposium on microarchitecture, pp 225\u2013236","DOI":"10.1109\/MICRO.2010.36"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1486-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-015-1486-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1486-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,28]],"date-time":"2019-08-28T20:39:20Z","timestamp":1567024760000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-015-1486-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,4]]},"references-count":32,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2015,10]]}},"alternative-id":["1486"],"URL":"https:\/\/doi.org\/10.1007\/s11227-015-1486-9","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8,4]]}}}