{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:38:59Z","timestamp":1740123539024,"version":"3.37.3"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2015,9,21]],"date-time":"2015-09-21T00:00:00Z","timestamp":1442793600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad (ES)","doi-asserted-by":"publisher","award":["TIN2012-38341-C04-03"],"award-info":[{"award-number":["TIN2012-38341-C04-03"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007801","name":"Fundaci\u00f3n S\u00e9neca (ES)","doi-asserted-by":"publisher","award":["09503\/FPI\/08"],"award-info":[{"award-number":["09503\/FPI\/08"]}],"id":[{"id":"10.13039\/100007801","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1007\/s11227-015-1523-8","type":"journal-article","created":{"date-parts":[[2015,9,21]],"date-time":"2015-09-21T01:55:08Z","timestamp":1442800508000},"page":"4305-4326","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fast and efficient commits for Lazy-Lazy hardware transactional memory"],"prefix":"10.1007","volume":"71","author":[{"given":"Epifanio","family":"Gaona","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 L.","family":"Abell\u00e1n","sequence":"additional","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,9,21]]},"reference":[{"key":"1523_CR1","doi-asserted-by":"crossref","unstructured":"Borkar S (2007) Thousand core chips: a technology perspective. In: DAC-44","DOI":"10.1145\/1278480.1278667"},{"key":"1523_CR2","unstructured":"Anthony S (2013) Intel unveils 72-core x86 knights landing cpu for exascale supercomputing. Available http:\/\/www.extremetech.com\/extreme\/171678-intel-unveils-72-core-x86-knights-landing"},{"key":"1523_CR3","unstructured":"Corporation T (2014) Tile-gx8072 processor"},{"key":"1523_CR4","doi-asserted-by":"crossref","unstructured":"Dice D, Shalev O, Shavit N (2006) Transactional locking II. In: DISC-20","DOI":"10.1007\/11864219_14"},{"issue":"2","key":"1523_CR5","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/1233307.1233309","volume":"25","author":"K Fraser","year":"2007","unstructured":"Fraser K, Harris T (2007) Concurrent programming without locks. ACM Trans Comput Syst 25(2):5. doi: 10.1145\/1233307.1233309","journal-title":"ACM Trans Comput Syst"},{"key":"1523_CR6","doi-asserted-by":"crossref","unstructured":"Marathe VJ, Scherer-III WN, Scott ML (2005) Adaptive software transactional memory. In: DISC-19","DOI":"10.1007\/11561927_26"},{"key":"1523_CR7","doi-asserted-by":"crossref","unstructured":"Herlihy M, Luchangco V, Moir M, Scherer-III WN (2003) Software transactional memory for dynamic-sized data structures. In: PODC-22","DOI":"10.1145\/872035.872048"},{"key":"1523_CR8","doi-asserted-by":"crossref","unstructured":"Saha B, Adl-tabatabai A, Hudson RL, Minh CC, Hertzberg B (2006) McRT-STM: a high performance software transactional memory system for a multi-core runtime. In: PPoPP-11","DOI":"10.1145\/1122971.1123001"},{"key":"1523_CR9","unstructured":"Tomic S, Perfumo C, Kulkarni CE, Armejach A, Cristal A, Unsal OS, Harris T, Valero M (2009) EazyHTM: Eager-lazy hardware transactional memory. In: MICRO-42"},{"key":"1523_CR10","doi-asserted-by":"crossref","unstructured":"Rajwar R, Herlihy M, Lai KK (2005) Virtualizing transactional memory. In: ISCA-32","DOI":"10.1109\/ISCA.2005.54"},{"key":"1523_CR11","doi-asserted-by":"crossref","unstructured":"Ceze L, Tuck J, Torrellas J, Cascaval C (2006) Bulk disambiguation of speculative threads in multiprocessors. In: ISCA-33","DOI":"10.1109\/ISCA.2006.13"},{"key":"1523_CR12","doi-asserted-by":"crossref","unstructured":"Yen L, Bobba J, Marty MR, Moore KE, Volos H, Hill MD, Swift MM, Wood DA (2007) LogTM-SE: decoupling hardware transactional memory from caches. In: HPCA-13","DOI":"10.1109\/HPCA.2007.346204"},{"issue":"3","key":"1523_CR13","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.2007.63","volume":"27","author":"T Harris","year":"2007","unstructured":"Harris T, Cristal A, Unsal OS, Ayguad E, Gagliardi F, Smith B, Valero M (2007) Transactional memory: an overview. IEEE Micro 27(3):8\u201329","journal-title":"IEEE Micro"},{"key":"1523_CR14","doi-asserted-by":"crossref","unstructured":"Sanyal S, Roy S, Cristal A, Unsal OS, Valero M (2009) Dynamically filtering thread-local variables in lazy-lazy hardware transactional memory. In: 11th IEEE international conference on high performance computing and communications. HPCC\u201909. IEEE, New York, pp 171\u2013179","DOI":"10.1109\/HPCC.2009.84"},{"key":"1523_CR15","doi-asserted-by":"crossref","unstructured":"Dice D, Lev Y, Moir M, Nussbaum D (2009) Early experience with a commercial hardware transactional memory implementation. In: ASPLOS-14","DOI":"10.1145\/1508244.1508263"},{"key":"1523_CR16","doi-asserted-by":"crossref","unstructured":"Pugsley SH, Awasthi M, Madan N, Muralimanohar N, Balasubramonian R (2008) Scalable and reliable communication for hardware transactional memory. In: PACT-17","DOI":"10.1145\/1454115.1454137"},{"key":"1523_CR17","doi-asserted-by":"crossref","unstructured":"Chafi H, Casper J, Carlstrom BD, McDonald A, Minh CC, Baek W, Kozyrakis C, Olukotun K (2007) A scalable, non-blocking approach to transactional memory. In: HPCA-13","DOI":"10.1109\/HPCA.2007.346189"},{"issue":"7","key":"1523_CR18","doi-asserted-by":"crossref","first-page":"972","DOI":"10.1016\/j.jpdc.2012.06.010","volume":"73","author":"JL Abell\u00e1n","year":"2013","unstructured":"Abell\u00e1n JL, Fern\u00e1ndez J, Acacio ME (2013) Design of an efficient communication infrastructure for highly contended locks in many-core CMPS. J Parallel Distrib Comput 73(7):972\u2013985","journal-title":"J Parallel Distrib Comput"},{"key":"1523_CR19","doi-asserted-by":"crossref","unstructured":"Gaona E, Abell\u00e1n JL, Acacio ME, Fern\u00e1ndez J (2013) Deploying hardware locks to improve performance and energy efficiency of hardware transactional memory. In: Architecture of computing systems-ARCS. Springer, Berlin, pp 220\u2013231","DOI":"10.1007\/978-3-642-36424-2_19"},{"key":"1523_CR20","unstructured":"Cadence, SoC Encounter. http:\/\/www.cadence.com\/"},{"issue":"4","key":"1523_CR21","first-page":"92","volume":"33","author":"MMK Martin","year":"2005","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH CAN 33(4):92\u201399","journal-title":"SIGARCH CAN"},{"key":"1523_CR22","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson PS, Christensson M, Eskilson J, Forsgren D, Hallberg G, Hogberg J, Larsson F, Moestedt A, Werner B (2002) Simics: a full system simulation platform. IEEE Comput 35:50\u201358","journal-title":"IEEE Comput"},{"key":"1523_CR23","unstructured":"Kahng AB, Li B, Peh LS, Samadi K (2009) ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: DATE-13"},{"key":"1523_CR24","unstructured":"HP Labs. http:\/\/quid.hpl.hp.com:9081\/cacti"},{"key":"1523_CR25","unstructured":"Minh CC, Chung J, Kozyrakis C, Olukotun K (2008) STAMP: stanford transactional applications for multi-processing. In: IISWC-4"},{"key":"1523_CR26","unstructured":"Dragojevic A, Guerraoui R (2010) Predicting the scalability of an STM. In: Transact-05"},{"issue":"2","key":"1523_CR27","first-page":"289","volume":"21","author":"M Herlihy","year":"1993","unstructured":"Herlihy M, Moss JEB (1993) Transactional memory: architectural support for lock-free data structures. SIGARCH CAN 21(2):289\u2013300","journal-title":"SIGARCH CAN"},{"key":"1523_CR28","doi-asserted-by":"crossref","unstructured":"Ananian CS, Asanovic K, Kuszmaul BC, Leiserson CE, Lie S (2005) Unbounded transactional memory. In: HPCA-11","DOI":"10.1109\/HPCA.2005.41"},{"key":"1523_CR29","doi-asserted-by":"crossref","unstructured":"Hammond L, Wong V, Chen MK, Carlstrom BD, Davis JD, Hertzberg B, Prabhu MK, Wijaya H, Kozyrakis C, Olukotun K (2004) Transactional memory coherence and consistency. In: ISCA-31","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"1523_CR30","doi-asserted-by":"crossref","unstructured":"Shriraman A, Dwarkadas S, Scott ML (2008) Flexible decoupled transactional memory support. In: ISCA-35","DOI":"10.1109\/ISCA.2008.17"},{"key":"1523_CR31","unstructured":"Titos JR, Negi A, Acacio ME, Garc\u00eda JM, Stenstr\u00f6m P (2011) ZEBRA: a data-centric, hybrid-policy hardware transactional memory design. In: ICS-25"},{"issue":"10","key":"1523_CR32","doi-asserted-by":"crossref","first-page":"1068","DOI":"10.1016\/j.jpdc.2010.03.006","volume":"70","author":"A Shriraman","year":"2010","unstructured":"Shriraman A, Dwarkadas S, Scott ML (2010) Implementation tradeoffs in the design of flexible transactional memory support. J Parallel Distrib Comput 70(10):1068\u20131084","journal-title":"J Parallel Distrib Comput"},{"key":"1523_CR33","doi-asserted-by":"crossref","unstructured":"Klein F, Baldassin A, Araujo G, Centoducatte P, Azevedo R (2009) On the energy-efficiency of software transactional memory. In: SBCCI-22","DOI":"10.1145\/1601896.1601938"},{"key":"1523_CR34","unstructured":"Moreshet T, Bahar RI, Herlihy M (2006) Energy-aware microprocessor synchronization: transactional memory vs. locks. In: Workshop on memory performance issues"},{"key":"1523_CR35","doi-asserted-by":"crossref","unstructured":"Sanyal S, Roy S, Cristal A, Unsal O, Valero M (2009) Clock gate on abort: towards energy-efficient hardware transactional memory. In: HPPAC-2009","DOI":"10.1109\/IPDPS.2009.5160971"},{"issue":"10","key":"1523_CR36","doi-asserted-by":"crossref","first-page":"1042","DOI":"10.1016\/j.jpdc.2010.02.003","volume":"70","author":"C Ferri","year":"2010","unstructured":"Ferri C, Wood S, Moreshet T, Bahar RI, Herlihy M (2010) Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems. J Parallel Distrib Comput (JPDC) 70(10):1042\u20131052","journal-title":"J Parallel Distrib Comput (JPDC)"},{"issue":"2","key":"1523_CR37","doi-asserted-by":"crossref","first-page":"914","DOI":"10.1007\/s11227-013-1072-y","volume":"68","author":"E Gaona-Ram\u00edrez","year":"2014","unstructured":"Gaona-Ram\u00edrez E, Titos-Gil JR, Fern\u00e1ndez J, Acacio ME (2014) Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems. J. Supercomput. 68(2):914\u2013934","journal-title":"J. Supercomput."},{"issue":"6","key":"1523_CR38","doi-asserted-by":"crossref","first-page":"862","DOI":"10.1002\/cpe.2866","volume":"25","author":"E Gaona-Ram\u00edrez","year":"2013","unstructured":"Gaona-Ram\u00edrez E, Titos-Gil JR, Fern\u00e1ndez J, Acacio ME (2013) On the design of energy-efficient hardware transactional memory systems. Concurr Comput Pract Exper 25(6):862\u2013880","journal-title":"Concurr Comput Pract Exper"},{"key":"1523_CR39","unstructured":"Cristal A, Unsal O, Yalcin G, Fetzer C, Wamhoff JT, Felber P, Harmanci D, Sobe A (2013) Leveraging transactional memory for energy-efficient computing below safe operation margin. In: TRANSACT-2013"},{"issue":"4","key":"1523_CR40","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MM.2009.64","volume":"29","author":"T Krishna","year":"2009","unstructured":"Krishna T, Kumar A, Peh L-S, Postman J, Chiang P, Erez M (2009) Express virtual channels with capacitively driven global links. IEEE Micro 29(4):48\u201361","journal-title":"IEEE Micro"},{"issue":"8","key":"1523_CR41","doi-asserted-by":"crossref","first-page":"1453","DOI":"10.1109\/TPDS.2011.304","volume":"23","author":"JL Abell\u00e1n","year":"2012","unstructured":"Abell\u00e1n JL, Fern\u00e1ndez J, Acacio ME (2012) Efficient hardware barrier synchronization in many-core cmps. IEEE Trans Parallel Distrib Syst 23(8):1453\u20131466","journal-title":"IEEE Trans Parallel Distrib Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1523-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-015-1523-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1523-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,30]],"date-time":"2019-08-30T16:05:30Z","timestamp":1567181130000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-015-1523-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,21]]},"references-count":41,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2015,12]]}},"alternative-id":["1523"],"URL":"https:\/\/doi.org\/10.1007\/s11227-015-1523-8","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2015,9,21]]}}}