{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:49Z","timestamp":1740123589041,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T00:00:00Z","timestamp":1451347200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"Spanish MINECO & European Commission FEDER funds","award":["TIN2012-38341-C04-03"],"award-info":[{"award-number":["TIN2012-38341-C04-03"]}]},{"DOI":"10.13039\/100007801","name":"Fundaci\u00f3n S\u00e9neca (ES) - Agencia de Ciencia y Tecnolog\u00eda de la Regi\u00f3n de Murcia","doi-asserted-by":"publisher","award":["19295\/PI\/14"],"award-info":[{"award-number":["19295\/PI\/14"]}],"id":[{"id":"10.13039\/100007801","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1007\/s11227-015-1596-4","type":"journal-article","created":{"date-parts":[[2015,12,29]],"date-time":"2015-12-29T06:22:17Z","timestamp":1451370137000},"page":"612-638","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Are distributed sharing codes a solution to the scalability problem of coherence directories in manycores? An evaluation study"],"prefix":"10.1007","volume":"72","author":[{"given":"Ricardo","family":"Fern\u00e1ndez-Pascual","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,12,29]]},"reference":[{"issue":"1","key":"1596_CR1","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"JM Tendler","year":"2002","unstructured":"Tendler JM, Dodson JS, Fields JS, Le H, Sinharoy B (2002) POWER4 system microarchitecture. IBM J Res Dev 46(1):5\u201325","journal-title":"IBM J Res Dev"},{"key":"1596_CR2","unstructured":"Kanter D (2014) Knights landing details. Real World Technologies. http:\/\/www.realworldtech.com\/knights-landing-details\/"},{"key":"1596_CR3","unstructured":"Mattina M (2013) Architecture and performance of the tilera TILE-Gx8072 manycore processor. In: Invited presentation at 21st HotInterconnects symposium"},{"key":"1596_CR4","doi-asserted-by":"crossref","unstructured":"Borkar S (2007) Thousand core chips: a technology perspective. In: 44th Design automation conference (DAC), pp 746\u2013749","DOI":"10.1145\/1278480.1278667"},{"issue":"7","key":"1596_CR5","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/2209249.2209269","volume":"55","author":"MMK Martin","year":"2012","unstructured":"Martin MMK, Hill MD, Sorin DJ (2012) Why on-chip cache coherence is here to stay. Commun ACM 55(7):78\u201389","journal-title":"Commun ACM"},{"issue":"1","key":"1596_CR6","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/TPDS.2005.4","volume":"16","author":"ME Acacio","year":"2005","unstructured":"Acacio ME, Gonz\u00e1lez J, Garc\u00eda JM, Duato J (2005) A two-level directory architecture for highly scalable cc-NUMA multiprocessors. IEEE Trans Parallel Distrib Syst 16(1):67\u201379","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1596_CR7","unstructured":"Owen JM, Hummel MD, Meyer DR, Keller JB (2006) System and method of maintaining coherency in a distributed communication system, US Patent 7069361"},{"key":"1596_CR8","doi-asserted-by":"crossref","unstructured":"Ferdman M, Lotfi-Kamran P, Balet K, Falsafi B (2011) Cuckoo directory: a scalable directory for many-core systems. In: 17th International symposium on high-performance computer architecture (HPCA), pp 169\u2013180","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"1596_CR9","volume-title":"Parallel computer architecture: a hardware\/software approach","author":"DE Culler","year":"1999","unstructured":"Culler DE, Singh JP, Gupta A (1999) Parallel computer architecture: a hardware\/software approach. Morgan Kaufmann Inc, Los Altos"},{"issue":"1","key":"1596_CR10","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.124376","volume":"12","author":"DB Gustavson","year":"1992","unstructured":"Gustavson DB (1992) The scalable coherent interface and related standards proyects. IEEE Micro 12(1):10\u201322","journal-title":"IEEE Micro"},{"key":"1596_CR11","unstructured":"Clark R, Alnes K (1996) An SCI interconnect chipset and adapter. In: HotInterconnects symposium IV, pp 221\u2013235"},{"key":"1596_CR12","doi-asserted-by":"crossref","unstructured":"Lovett T, Clapp R (1996) STiNG: a cc-NUMA computer system for the commercial marketplace. In: 23rd international symposium on computer architecture (ISCA), pp 308\u2013317","DOI":"10.1145\/232973.233006"},{"key":"1596_CR13","doi-asserted-by":"crossref","unstructured":"Thekkath R, Singh AP, Singh JP, John S, Hennessy JL (1997) An evaluation of a commercial cc-NUMA architecture: the CONVEX exemplar SPP1200. In: 11th international symposium on parallel processing (IPPS), pp 8\u201317","DOI":"10.1109\/IPPS.1997.580831"},{"key":"1596_CR14","doi-asserted-by":"crossref","unstructured":"Fern\u00e1ndez-Pascual R, Ros A, Acacio ME (2014) Characterization of a list-based directory cache coherence protocol for manycore CMPs. In: 3rd workshop on on-chip memory hierarchies and interconnects (OMHI 2014), pp 254\u2013265","DOI":"10.1007\/978-3-319-14313-2_22"},{"issue":"6","key":"1596_CR15","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/2.55504","volume":"23","author":"M Thapar","year":"1990","unstructured":"Thapar M, Delagi B (1990) Stanford distributed-directory protocol. Computer 23(6):78\u201380","journal-title":"Computer"},{"issue":"6","key":"1596_CR16","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/2.55503","volume":"23","author":"D James","year":"1990","unstructured":"James D, Laundrie A, Gjessing S, Sohi G (1990) Scalable coherent interface. Computer 23(6):74\u201377","journal-title":"Computer"},{"issue":"12","key":"1596_CR17","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"27","author":"LM Censier","year":"1978","unstructured":"Censier LM, Feautrier P (1978) A new solution to coherence problems in multicache systems. IEEE Trans Comput 27(12):1112\u20131118","journal-title":"IEEE Trans Comput"},{"key":"1596_CR18","doi-asserted-by":"crossref","unstructured":"Chaiken D, Kubiatowicz J, Agarwal A (1991) LimitLESS directories: a scalable cache coherence scheme. In: 4th International conference on architectural support for programming language and operating systems (ASPLOS), pp 224\u2013234","DOI":"10.1145\/106972.106995"},{"issue":"2","key":"1596_CR19","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor MB, Kim J, Miller J, Wentzlaff D, Ghodrat F, Greenwald B, Hoffman H, Lee J-W, Johnson P, Lee W, Ma A, Saraf A, Seneski M, Shnidman N, Strumpen V, Frank M, Amarasinghe S, Agarwal A (2002) The raw microprocessor: a computational fabric for software circuits and general purpose programs. IEEE Micro 22(2):25\u201335","journal-title":"IEEE Micro"},{"issue":"2","key":"1596_CR20","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2014.10","volume":"34","author":"P Hammarlund","year":"2014","unstructured":"Hammarlund P, Mart\u00ednez AJ, Bajwa AA, Hill DL, Hallnor E, Jiang H, Dixon M, Derr M, Hunsaker M, Kumar R, Osborne RB, Rajwar R, Singhal R, D\u2019Sa R, Chappell R, Kaushik S, Chennupaty S, Jourdan S, Gunther S, Piazza T, Burton T (2014) Haswell: the fourth-generation intel core processor. IEEE Micro 34(2):6\u201320","journal-title":"IEEE Micro"},{"issue":"2","key":"1596_CR21","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2010.38","volume":"30","author":"R Kalla","year":"2010","unstructured":"Kalla R, Sinharoy B, Starke WJ, Floyd M (2010) POWER7: IBMs next-generation server processor. IEEE Micro 30(2):7\u201315","journal-title":"IEEE Micro"},{"key":"1596_CR22","doi-asserted-by":"crossref","unstructured":"Shah M, Barreh J, Brooks J, Golla R, Grohoski G, Gura N, Hetherington R, Jordan P, Luttrell M, Olson C, Saha B, Sheahan D, Spracklen L, Wynn A (2007) UltraSPARC T2: a highly-threaded, power-efficient, SPARC SoC. In: IEEE Asian solid-state circuits conference, pp 22\u201325","DOI":"10.1109\/ASSCC.2007.4425786"},{"key":"1596_CR23","doi-asserted-by":"crossref","unstructured":"Zhang M, Asanovi\u0107 K (2005) Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors. In: 32nd International symposium on computer architecture (ISCA), pp 336\u2013345","DOI":"10.1109\/ISCA.2005.53"},{"key":"1596_CR24","unstructured":"Ros A, Acacio ME, Garc\u00eda JM (2008) Scalable directory organization for tiled CMP architectures. In: International conference on computer design (CDES), pp 112\u2013118"},{"issue":"2\u20133","key":"1596_CR25","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1016\/j.sysarc.2009.11.006","volume":"56","author":"A Ros","year":"2010","unstructured":"Ros A, Acacio ME, Garc\u00eda JM (2010) A scalable organization for distributed directories. J Syst Archit 56(2\u20133):77\u201387","journal-title":"J Syst Archit"},{"key":"1596_CR26","doi-asserted-by":"crossref","unstructured":"Luk C-K, Cohn R, Muth R, Patil H, Klauser A, Lowney G, Wallace S, Reddi VJ, Hazelwood K (2005) Pin: building customized program analysis tools with dynamic instrumentation. In: 2005 ACM SIGPLAN conference on programming language design and implementation (PLDI), pp 190\u2013200","DOI":"10.1145\/1065010.1065034"},{"issue":"4","key":"1596_CR27","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MM Martin","year":"2005","unstructured":"Martin MM, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. Comput Archit News 33(4):92\u201399","journal-title":"Comput Archit News"},{"issue":"2","key":"1596_CR28","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1577129.1577133","volume":"37","author":"M Monchiero","year":"2009","unstructured":"Monchiero M, Ahn JH, Falc\u00f3n A, Ortega D, Faraboschi P (2009) How to simulate 1000 cores. Comput Archit News 37(2):10\u201319","journal-title":"Comput Archit News"},{"key":"1596_CR29","doi-asserted-by":"crossref","unstructured":"Puente V, Gregorio JA, Beivide R (2002) SICOSYS: an integrated framework for studying interconnection network in multiprocessor systems. In: 10th Euromicro workshop on parallel, distributed and network-based processing, pp 15\u201322","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"1596_CR30","doi-asserted-by":"crossref","unstructured":"Li S, Ahn JH, Strong RD, Brockman JB, Tullsen DM, Jouppi NP (2009) Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: 42nd IEEE\/ACM international symposium on microarchitecture (MICRO), pp 469\u2013480","DOI":"10.1145\/1669112.1669172"},{"issue":"3","key":"1596_CR31","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TVLSI.2008.2011232","volume":"17","author":"A Banerjee","year":"2009","unstructured":"Banerjee A, Wolkotte PT, Mullins RD, Moore SW, Smit GJM (2009) An energy and performance exploration of network-on-chip architectures. IEEE Trans Very Large Scale Integr Syst 17(3):319\u2013329","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"1596_CR32","doi-asserted-by":"crossref","unstructured":"Conway P, Kalyanasundharam N, Donley G, Lepak K, Hughes B (2009) Blade computing with the AMD Opteron\u2122 processor (\u201cMagny Cours\u201d). In: 21st HotChips symposium","DOI":"10.1109\/HOTCHIPS.2009.7478349"},{"key":"1596_CR33","doi-asserted-by":"crossref","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: characterization and methodological considerations. In: 22nd International symposium on computer architecture (ISCA), pp 24\u201336","DOI":"10.1145\/223982.223990"},{"key":"1596_CR34","doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: characterization and architectural implications. In: 17th International conference on parallel architectures and compilation techniques (PACT), pp 72\u201381","DOI":"10.1145\/1454115.1454128"},{"key":"1596_CR35","unstructured":"Alameldeen AR, Wood DA (2003) Variability in architectural simulations of multi-threaded workloads. In: 9th International symposium on high-performance computer architecture (HPCA), pp 7\u201318"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1596-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-015-1596-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-015-1596-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,2]],"date-time":"2019-09-02T21:14:53Z","timestamp":1567458893000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-015-1596-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,29]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,2]]}},"alternative-id":["1596"],"URL":"https:\/\/doi.org\/10.1007\/s11227-015-1596-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2015,12,29]]}}}