{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:10:14Z","timestamp":1761581414919,"version":"3.37.3"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2016,4,18]],"date-time":"2016-04-18T00:00:00Z","timestamp":1460937600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402086"],"award-info":[{"award-number":["61402086"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1007\/s11227-016-1719-6","type":"journal-article","created":{"date-parts":[[2016,4,18]],"date-time":"2016-04-18T11:22:35Z","timestamp":1460978555000},"page":"2035-2058","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["A novel heuristic algorithm for IP block mapping onto mesh-based networks-on-chip"],"prefix":"10.1007","volume":"72","author":[{"given":"Xinyu","family":"Wang","sequence":"first","affiliation":[]},{"given":"Haikuo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Yu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,4,18]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Flich J, Bertozzi D (2010) Designing network-on-chip architectures in the nanoscale era. Chapman and Hall\/CRC, London","key":"1719_CR1","DOI":"10.1201\/b10477"},{"issue":"2","key":"1719_CR2","doi-asserted-by":"crossref","first-page":"766","DOI":"10.1007\/s11227-014-1178-x","volume":"69","author":"M Furhad","year":"2014","unstructured":"Furhad M, Kim J (2014) A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures. J Supercomput 69(2):766\u2013792","journal-title":"J Supercomput"},{"issue":"2","key":"1719_CR3","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/TVLSI.2013.2240324","volume":"22","author":"C Killian","year":"2014","unstructured":"Killian C, Tanougast C, Monteiro F, Monteiro A (2014) Smart reliable network-on-chip. IEEE Trans Very Large Scale Integr Syst 22(2):242\u2013255","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"unstructured":"Marculescu R, Hu J, Ogras U (2005) Key research problems in NoC design: a holistic perspective. In: International conference on hardware\/software codesign and system synthesis, pp 69\u201374","key":"1719_CR4"},{"issue":"1","key":"1719_CR5","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1016\/j.sysarc.2010.10.009","volume":"57","author":"C Wang","year":"2011","unstructured":"Wang C, Hu W, Lee S, Bagherzadeh N (2011) Area and power-efficient innovative congestion-aware network-on-chip architecture. J Syst Archit 57(1):24\u201338","journal-title":"J Syst Archit"},{"issue":"12","key":"1719_CR6","doi-asserted-by":"crossref","first-page":"1190","DOI":"10.1109\/TPDS.2005.151","volume":"16","author":"J Fan","year":"2005","unstructured":"Fan J, Lin X, Jia X (2005) Optimal path embedding in crossed cubes. IEEE Trans Parallel Distrib Syst 16(12):1190\u20131200","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1719_CR7","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1016\/j.ipl.2012.04.013","volume":"14\u201315","author":"Q Dong","year":"2012","unstructured":"Dong Q, Zhou J, Fu Y, Yang X (2012) Embedding a mesh of trees in the crossed cube. Inf Process Lett 14\u201315:599\u2013603","journal-title":"Inf Process Lett"},{"issue":"2","key":"1719_CR8","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1142\/S0129626498000249","volume":"8","author":"M Rottger","year":"2011","unstructured":"Rottger M, Schroeder U (2011) Embedding 2-dimensional grids into optimal hypercubes with edge-congestion 1 or 2. Parallel Process Lett 8(2):231\u2013242","journal-title":"Parallel Process Lett"},{"issue":"1","key":"1719_CR9","doi-asserted-by":"crossref","first-page":"514","DOI":"10.1007\/s11227-013-0922-y","volume":"66","author":"X Wang","year":"2013","unstructured":"Wang X, Xiang D, Yu Z (2013) TM: a new and simple topology for interconnection networks. J Supercomput 66(1):514\u2013538","journal-title":"J Supercomput"},{"doi-asserted-by":"crossref","unstructured":"Zhang Z, Greiner A, Greiner S (2008) A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip. In: ACM\/IEEE design automation conference, pp 441\u2013446","key":"1719_CR10","DOI":"10.1145\/1391469.1391584"},{"issue":"3","key":"1719_CR11","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1016\/j.micpro.2015.03.006","volume":"39","author":"K Pang","year":"2015","unstructured":"Pang K, Fresse V, Yao S, De Lima OA (2015) Task mapping and mesh topology exploration for an FPGA-based network on chip. Microprocess Microsyst 39(3):189\u2013199","journal-title":"Microprocess Microsyst"},{"unstructured":"http:\/\/www.intel.com\/pressroom\/kits\/teraflops\/ . Accessed 1 Nov 2015","key":"1719_CR12"},{"issue":"1","key":"1719_CR13","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"P Sahu","year":"2013","unstructured":"Sahu P, Chattopadhyay S (2013) A survey on application mapping strategies for network-on-chip design. J Syst Archit 59(1):60\u201376","journal-title":"J Syst Archit"},{"unstructured":"Rhee C, Jeong H, Ha S (2004) Many-to-many core-switch mapping in 2-D mesh noc architectures. In: IEEE international conference on computer design, pp 438\u2013443","key":"1719_CR14"},{"issue":"10","key":"1719_CR15","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1016\/j.advengsoft.2011.06.005","volume":"42","author":"S Tosun","year":"2011","unstructured":"Tosun S (2011) Cluster-based application mapping method for network-on-chip. Adv Eng Softw 42(10):868\u2013874","journal-title":"Adv Eng Softw"},{"issue":"4","key":"1719_CR16","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J Hu","year":"2005","unstructured":"Hu J, Marculescu R (2005) Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans Comput-Aided Des Integr Circuits Syst 24(4):551\u2013562","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"3","key":"1719_CR17","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/TEVC.2005.860766","volume":"10","author":"C Erbas","year":"2006","unstructured":"Erbas C, Cerav-Erbas S, Pimentel A (2006) Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Trans Evol Comput 10(3):358\u2013374","journal-title":"IEEE Trans Evol Comput"},{"key":"1719_CR18","doi-asserted-by":"crossref","first-page":"2771","DOI":"10.1016\/j.eswa.2011.08.137","volume":"39","author":"N Nedjah","year":"2012","unstructured":"Nedjah N, Mourelle L (2012) Preference-based multi-objective evolutionary algorithms for power-aware application mapping on NoC platforms. Expert Syst Appl 39:2771\u20132782","journal-title":"Expert Syst Appl"},{"issue":"3","key":"1719_CR19","doi-asserted-by":"crossref","first-page":"995","DOI":"10.1007\/s11227-014-1348-x","volume":"71","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ozturk O, Ozkan E, Ozen M (2015) Application mapping algorithms for mesh-based network-on-chip architectures. J Supercomput 71(3):995\u20131017","journal-title":"J Supercomput"},{"unstructured":"Lu Z, Xia L, Jantsch A (2008) Cluster-based smulated annealing for mapping cores onto 2D mesh networks on chip. In: IEEE international workshop on design and diagnostics of electronic circuits and systems, pp 1\u20136","key":"1719_CR20"},{"unstructured":"Fekr A, Khademzadeh A, Janidarmian M, Bokharaei V (2010) Bandwidth\/fault tolerance\/contention aware application-specific NoC using PSO as a mapping generator. In: Proceedings of the world congress on engineering, pp 247\u2013252","key":"1719_CR21"},{"issue":"2","key":"1719_CR22","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/TVLSI.2013.2240708","volume":"22","author":"PK Sahu","year":"2014","unstructured":"Sahu PK, Shah T, Manna K, Chattopadhyay S (2014) Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization. IEEE Trans Very Large Scale Integr Syst 22(2):300\u2013312","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"doi-asserted-by":"crossref","unstructured":"Farias M, Barros E, Filho A, Araujo A, Silva A, Melo J (2013) An ant colony metaheuristic for energy aware application mapping on NoCs. In: IEEE international conference on electronics, circuits, and systems, pp 365\u2013368","key":"1719_CR23","DOI":"10.1109\/ICECS.2013.6815430"},{"issue":"1","key":"1719_CR24","first-page":"1","volume":"2194","author":"N Wu","year":"2012","unstructured":"Wu N, Mu Y, Ge F (2012) GA-MMAS: an energy- and latency-aware mapping algorithm for 2D network-on-chip. IAENG Int J Comput Sci 2194(1):1\u20136","journal-title":"IAENG Int J Comput Sci"},{"doi-asserted-by":"crossref","unstructured":"Weichslgartner A, Wildermann S, Teich J (2011) Dynamic decentralized mapping of tree-structured applications on NoC architectures. In: IEEE\/ACM international symposium on networks on chip, pp 201\u2013208","key":"1719_CR25","DOI":"10.1145\/1999946.1999979"},{"doi-asserted-by":"crossref","unstructured":"Murali S, Micheli GD (2004) Bandwidth constrained mapping of cores onto NoC architectures. In: Proceedings of design, automation, and test in Europe, pp 896\u2013901","key":"1719_CR26","DOI":"10.1109\/DATE.2004.1269002"},{"unstructured":"Shen W, Chao C, Lien Y, Wu A (2007) A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network. In: International symposium on networks-on-chips, pp 317\u2013322","key":"1719_CR27"},{"key":"1719_CR28","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.sysarc.2014.11.001","volume":"61","author":"J Soumya","year":"2015","unstructured":"Soumya J, Tiwary S, Chattopadhyay S (2015) Area-performance trade-off in floorplan generation of application-specific network-on-chip with soft cores. J Syst Archit 61:1\u201311","journal-title":"J Syst Archit"},{"issue":"1","key":"1719_CR29","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1007\/s10462-011-9302-2","volume":"41","author":"M Vakil-Baghmisheh","year":"2014","unstructured":"Vakil-Baghmisheh M, Ahandani M (2014) A differential memetic algorithm. Artif Intell Rev 41(1):129\u2013146","journal-title":"Artif Intell Rev"},{"issue":"4","key":"1719_CR30","doi-asserted-by":"crossref","first-page":"1188","DOI":"10.1080\/00207543.2013.848042","volume":"52","author":"J Xu","year":"2014","unstructured":"Xu J, Yin Y, Cheng TCE, Wu CC, Gu S (2014) An improved memetic algorithm based on a dynamic neighbourhood for the permutation flowshop scheduling problem. Int J Prod Res 52(4):1188\u20131199","journal-title":"Int J Prod Res"},{"issue":"10","key":"1719_CR31","doi-asserted-by":"crossref","first-page":"3075","DOI":"10.1080\/00207543.2012.753165","volume":"51","author":"T Liu","year":"2013","unstructured":"Liu T, Jiang Z, Geng N (2013) A memetic algorithm with iterated local search for the capacitated arc routing problem. Int J Prod Res 51(10):3075\u20133084","journal-title":"Int J Prod Res"},{"issue":"1","key":"1719_CR32","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1016\/j.eswa.2014.08.011","volume":"42","author":"U Benlic","year":"2015","unstructured":"Benlic U, Hao JK (2015) Memetic search for the quadratic assignment problem. Expert Syst Appl 42(1):584\u2013595","journal-title":"Expert Syst Appl"},{"key":"1719_CR33","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1016\/j.chaos.2015.05.032","volume":"77","author":"M Beyki","year":"2015","unstructured":"Beyki M, Yaghoobi M (2015) Chaotic logic gate: a new approach in set and design by genetic algorithm. Chaos Solitons Fractals 77:247\u2013252","journal-title":"Chaos Solitons Fractals"},{"issue":"5","key":"1719_CR34","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/TEVC.2008.917202","volume":"12","author":"P Koduru","year":"2008","unstructured":"Koduru P, Dong Z, Das S, Welch SM, Roe JL, Charbit E (2008) A multiobjective evolutionary-simplex hybrid approach for the optimization of differential equation models of gene networks. IEEE Trans Evol Comput 12(5):572\u2013590","journal-title":"IEEE Trans Evol Comput"},{"issue":"9","key":"1719_CR35","doi-asserted-by":"crossref","first-page":"4800","DOI":"10.1016\/j.amc.2012.10.106","volume":"219","author":"U Benlic","year":"2013","unstructured":"Benlic U, Hao J (2013) Breakout local search for the quadratic assignment problem. Appl Math Comput 219(9):4800\u20134815","journal-title":"Appl Math Comput"},{"unstructured":"http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/ . Accessed 1 Nov 2015","key":"1719_CR36"},{"doi-asserted-by":"crossref","unstructured":"Tosun S, Ozturk O, Ozen M (2009) An ILP formulation for application mapping onto network-on-chips. In: International conference on application of information and communication technologies, pp 1\u20135","key":"1719_CR37","DOI":"10.1109\/ICAICT.2009.5372524"},{"unstructured":"Koziris N, Romesis M, Tsanakas P, Papakonstantinou G (2000) An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures. In: Euromicro workshop on parallel and distributed processing, pp 406\u2013413","key":"1719_CR38"},{"issue":"22","key":"1719_CR39","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1587\/elex.6.1535","volume":"6","author":"M Tavanpour","year":"2009","unstructured":"Tavanpour M, Khademzadeh A, Janidarmian M (2009) chain-mapping for mesh based network-on-chip architecture. IEICE Electron Express 6(22):1535\u20131541","journal-title":"IEICE Electron Express"},{"issue":"1","key":"1719_CR40","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1587\/elex.6.1","volume":"6","author":"M Janidarmian","year":"2009","unstructured":"Janidarmian M, Khademzadeh A, Tavanpour M (2009) Onyx: a new heuristic bandwidth-constrained mapping of cores onto tile-based network on chip. IEICE Electron Express 6(1):1\u20137","journal-title":"IEICE Electron Express"},{"issue":"4","key":"1719_CR41","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","volume":"14","author":"K Srinivasan","year":"2004","unstructured":"Srinivasan K, Chatha KS, Konjevod G (2004) Linear programming based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr Syst 14(4):407\u2013420","journal-title":"IEEE Trans Very Large Scale Integr Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1719-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-016-1719-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1719-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,15]],"date-time":"2024-06-15T20:38:47Z","timestamp":1718483927000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-016-1719-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,18]]},"references-count":41,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2016,5]]}},"alternative-id":["1719"],"URL":"https:\/\/doi.org\/10.1007\/s11227-016-1719-6","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2016,4,18]]}}}