{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:17Z","timestamp":1740123617762,"version":"3.37.3"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T00:00:00Z","timestamp":1465516800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T00:00:00Z","timestamp":1465516800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1320211"],"award-info":[{"award-number":["CCF-1320211"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science Foundation","award":["ACI-1339756"],"award-info":[{"award-number":["ACI-1339756"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1007\/s11227-016-1772-1","type":"journal-article","created":{"date-parts":[[2016,6,10]],"date-time":"2016-06-10T15:54:50Z","timestamp":1465574090000},"page":"652-663","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimal dynamic data layouts for 2D FFT on 3D memory integrated FPGA"],"prefix":"10.1007","volume":"73","author":[{"given":"Ren","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shreyas G.","family":"Singapura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,6,10]]},"reference":[{"key":"1772_CR1","doi-asserted-by":"crossref","unstructured":"Chen R, Prasanna VK (2015) Energy and memory efficient bitonic sorting on FPGA. In: Proc. of ACM\/SIGDA FPGA, pp 45\u201354","DOI":"10.1145\/2684746.2689068"},{"key":"1772_CR2","doi-asserted-by":"crossref","unstructured":"Chen R, Prasanna VK (2015) Automatic generation of high throughput energy efficient streaming architectures for arbitrary fixed permutations. In: Proc. of IEEE Conference on Field Programmable Logic and Applications (FPL), pp 1\u20138. IEEE","DOI":"10.1109\/FPL.2015.7293944"},{"key":"1772_CR3","doi-asserted-by":"crossref","unstructured":"Akin B, Milder PA, Franchetti F, Hoe JC (2012) Memory bandwidth efficient two-dimensional fast fourier transform algorithm and implementation for large problem sizes. In: Proc. of IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM \u201912), pp 188\u2013191","DOI":"10.1109\/FCCM.2012.40"},{"key":"1772_CR4","doi-asserted-by":"crossref","unstructured":"Chen R, Prasanna VK (2013) Energy efficient parameterized FFT architecture. In: Proc. of IEEE International Conference on FPL","DOI":"10.1109\/FPL.2013.6645545"},{"key":"1772_CR5","doi-asserted-by":"crossref","unstructured":"Kim JS, Yu C-L, Deng L, Kestur S, Narayanan V, Chakrabarti C (2009) FPGA Architecture for 2D Discrete Fourier Transform based on 2D decomposition for large-sized data. In: Proc. of IEEE Workshop on Signal Processing Systems, pp 121\u2013126","DOI":"10.1109\/SIPS.2009.5336236"},{"key":"1772_CR6","unstructured":"Hybrid Memory Cube Consortium. Hybrid Memory Cube Specification. \n                    http:\/\/hybridmemorycube.org\/files\/SiteDownloads\/HMC_Specification"},{"issue":"7","key":"1772_CR7","doi-asserted-by":"publisher","first-page":"2120","DOI":"10.1109\/TSP.2004.828946","volume":"52","author":"Neungsoo Park","year":"2004","unstructured":"Park Neungsoo, Prasanna Viktor K (2004) Dynamic data layouts for cache-conscious implementation of a class of signal transforms. IEEE Trans Signal Process 52(7):2120\u20132134","journal-title":"IEEE Trans Signal Process"},{"key":"1772_CR8","unstructured":"Wang W, Duan B, Zhang C, Zhang P, Sun N (2010) Accelerating 2D FT with non-power-of-two problem size on FPGA. In: Proc. of IEEE International Conference on Reconfigurable Computing and FPGAs (ReConFig \u201910), pp 208\u2013213"},{"key":"1772_CR9","doi-asserted-by":"crossref","unstructured":"Akin B, Franchetti F, Hoe JC (2014) Understanding the Design Space of Dram-optimized Hardware FFT Accelerators. In: Application-specific Systems, Architectures and Processors (ASAP), 2014 IEEE 25th International Conference on, pp 248\u2013255. IEEE","DOI":"10.1109\/ASAP.2014.6868669"},{"issue":"9","key":"1772_CR10","doi-asserted-by":"publisher","first-page":"1415","DOI":"10.1109\/29.31295","volume":"37","author":"Hong Ren Wu","year":"1989","unstructured":"Wu Hong Ren, Paoloni Frank John (1989) The structure of vector radix fast Fourier transforms. IEEE Trans Acoust Speech Signal Process 37(9):1415\u20131424","journal-title":"IEEE Trans Acoust Speech Signal Process"},{"key":"1772_CR11","doi-asserted-by":"crossref","unstructured":"Zhu Q, Akin B, Sumbul HE, Sadi F, Hoe JC, Pileggi L, Franchetti F (2013) A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing. In: Proc. of IEEE International Conference on 3D Systems Integration Conference (3DIC), pp 1\u20137. IEEE","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"1772_CR12","doi-asserted-by":"crossref","unstructured":"Gadfort P, Dasu A, Akoglu A, Leow YK, Fritze M (2014) A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM. In: Proc. of IEEE International Conference on System-on-Chip Conference (SOCC), pp 11\u201316. IEEE","DOI":"10.1109\/SOCC.2014.6948892"},{"key":"1772_CR13","doi-asserted-by":"crossref","unstructured":"Singapura SG, Panangadan A, Prasanna VK (2015) Towards performance modeling of 3D memory integrated FPGA architectures. In: Proc. of International Conference on Applied Reconfigurable Computing","DOI":"10.1007\/978-3-319-16214-0_41"},{"key":"1772_CR14","doi-asserted-by":"crossref","unstructured":"Singapura SG, Panangadan A, Prasanna VK (2015) Performance modeling of matrix multiplication on 3D memory integrated FPGA. In: Proc. of 22nd Reconfigurable Architectures Workshop, IPDPDS","DOI":"10.1109\/IPDPSW.2015.133"},{"key":"1772_CR15","doi-asserted-by":"crossref","unstructured":"Chen R, Prasanna VK (2013) Energy-efficient architecture for stride permutation on streaming data. In: Proc. of IEEE Conference on ReConFig, pp 1\u20137","DOI":"10.1109\/ReConFig.2013.6732285"},{"key":"1772_CR16","doi-asserted-by":"crossref","unstructured":"Chen R, Park N, Prasanna VK (2013) High throughput energy efficient parallel FFT architecture on FPGAs. In: Proc. of IEEE High Performance Extreme Computing Conference (HPEC), pp 1\u20136. IEEE","DOI":"10.1109\/HPEC.2013.6670343"},{"key":"1772_CR17","unstructured":"Virtex-7 FPGA Family. \n                    http:\/\/www.xilinx.com\/products\/virtex7"},{"key":"1772_CR18","doi-asserted-by":"crossref","unstructured":"Chen R, Prasanna VK (2015) DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-based Systems. In: Proc. of International Conference on Applied Reconfigurable Computing","DOI":"10.1007\/978-3-319-16214-0_30"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1772-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-016-1772-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1772-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1772-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T08:00:51Z","timestamp":1589702451000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-016-1772-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,10]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,2]]}},"alternative-id":["1772"],"URL":"https:\/\/doi.org\/10.1007\/s11227-016-1772-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2016,6,10]]},"assertion":[{"value":"10 June 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}