{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:00Z","timestamp":1740123540095,"version":"3.37.3"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T00:00:00Z","timestamp":1477526400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1007\/s11227-016-1908-3","type":"journal-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T13:43:33Z","timestamp":1477575813000},"page":"2187-2213","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Mapping multiple applications onto 3D NoC-based MPSoCs supporting wireless links"],"prefix":"10.1007","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5440-1868","authenticated-orcid":false,"given":"Vahdaneh","family":"Kiani","sequence":"first","affiliation":[]},{"given":"Midia","family":"Reshadi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,10,27]]},"reference":[{"key":"1908_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. ACM Comput Surv (CSUR) 38:1\u201351","journal-title":"ACM Comput Surv (CSUR)"},{"key":"1908_CR2","doi-asserted-by":"publisher","unstructured":"Lee J, Zhu M, Choi K, Ho AJ, Sharma R (2011) 3D network-on-chip with wireless links through inductive coupling. In: SoC Design Conference (ISOCC), 2011 International, pp 353\u2013356","DOI":"10.1109\/ISOCC.2011.6138783"},{"key":"1908_CR3","doi-asserted-by":"publisher","unstructured":"Kumar Singh A, Srikanthan T, Kumar A, Jigang W (2010) Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms MPSoC platforms. J Syst Archit 56(7):242\u2013255","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"1908_CR4","doi-asserted-by":"publisher","unstructured":"Seiculescu C, Murali S, Benini L, De Micheli G (2010) SunFloor 3D: a tool for networks on Chip Topology Synthesis for 3-D Systems on Chips. IEEE Trans Comp 29(12):1987\u20132000","DOI":"10.1109\/TCAD.2010.2061610"},{"key":"1908_CR5","doi-asserted-by":"publisher","unstructured":"Take Y, Matsutani H, Sasaki D, Koibuchi M, Kuroda T, Amano H (2014) 3D NoC with inductive-coupling links for building-block SiPs. IEEE Trans Comp 63(3):748\u2013763","DOI":"10.1109\/TC.2012.249"},{"key":"1908_CR6","doi-asserted-by":"publisher","unstructured":"Feero BS, Pande PP (2009) Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans Comp 58(1):32\u201345","DOI":"10.1109\/TC.2008.142"},{"key":"1908_CR7","doi-asserted-by":"publisher","unstructured":"Zhang Z, Yin S, Liu L, Wei S (2013) An inductive-coupling interconnected application-specific 3D NoC design. In: Circuits and Systems (ISCAS), IEEE International Symposium on, pp 550\u2013553","DOI":"10.1587\/transfun.E96.A.2633"},{"key":"1908_CR8","doi-asserted-by":"publisher","unstructured":"Matsutani H, Bogdan P, Marculescu R, Take Y, Sasaki D, Zhang H, Koibuchi M, Kuroda T, Amano H (2013) A case for wireless 3D NoCs for CMPs. In: Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific, pp 23\u201328","DOI":"10.1109\/ASPDAC.2013.6509553"},{"key":"1908_CR9","unstructured":"Matsutani H, Koibuchi M, Fujiwara I, Kagami T, Take, Y, Kuroda T, Bogdan P, Marculescu R, Amano H (2014) Low-latency wireless 3D NoCs via randomized shortcut chips. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 1\u20136"},{"key":"1908_CR10","doi-asserted-by":"publisher","unstructured":"Lysne O, Skeie T, Reinemo S-A, Theiss I (Jan. 2006) Layered routing in irregular networks. In: Parallel and Distributed Systems, IEEE Transactions on, pp 51\u201365","DOI":"10.1109\/TPDS.2006.12"},{"key":"1908_CR11","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MCOM.2006.1668379","volume":"44","author":"AG Solheim","year":"2006","unstructured":"Solheim AG, Lysne O, Skeie T, Sodring T, Theiss I (2006) Routing for the asi fabric manager. Commun Mag IEEE 44:39\u201344","journal-title":"Commun Mag IEEE"},{"key":"1908_CR12","unstructured":"Wettin P, Murray J, Kim R, Xinmin Yu, Pande PP, Heo D (2014) Performance evaluation of wireless NoCs in presence of irregular network routing strategies. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 1\u20136"},{"key":"1908_CR13","doi-asserted-by":"crossref","unstructured":"Jang W, Pan DZ (2010) A3MAP: architecture-aware analytic mapping for networks-on-chip. In: Design Automation Conference (ASP-DAC), 2010 15th Asia and South Pacific, pp 523\u2013528","DOI":"10.1109\/ASPDAC.2010.5419827"},{"key":"1908_CR14","doi-asserted-by":"publisher","unstructured":"Huang J, Buckl C, Raabe A, Knoll A (2011) Energy-aware task allocation for network-on-chip based heterogeneous multiprocessor systems. In: Parallel, Distributed and Network-Based Processing (PDP), 2011 19th Euromicro International Conference on, pp 447\u2013454","DOI":"10.1109\/PDP.2011.10"},{"key":"1908_CR15","doi-asserted-by":"publisher","unstructured":"Manolache S, Eles P, Peng Z (2005) Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC. In: Design Automation Conference, Proceedings, 42nd, pp 266\u2013269","DOI":"10.1145\/1065579.1065648"},{"key":"1908_CR16","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1016\/j.sysarc.2013.04.009","volume":"59","author":"F Bolanos","year":"2013","unstructured":"Bolanos F, Rivera F, Aedo JE, Bagherzadeh N (2013) From UML specifications to mapping and scheduling of tasks into a NoC, with reliability considerations. J Syst Archit 59:429\u2013440","journal-title":"J Syst Archit"},{"key":"1908_CR17","doi-asserted-by":"publisher","unstructured":"Mandelli M, Ost L, Carana E, Guindani G, Gouvea T, Medeiros M, Moraes FG (2011) Energy- aware dynamic task mapping for NoC-based MPSoCs. In: ISCAS, IEEE, pp 1676\u20131679","DOI":"10.1109\/ISCAS.2011.5937903"},{"key":"1908_CR18","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MDT.2010.106","volume":"27","author":"E Carvalho","year":"2010","unstructured":"Carvalho E, Calazans N, Moraes F (2010) Dynamic task Mapping for MPSoCs. Des Test Comput IEEE 27:26\u201335","journal-title":"Des Test Comput IEEE"},{"key":"1908_CR19","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1016\/j.micpro.2012.08.005","volume":"37","author":"B Yang","year":"2013","unstructured":"Yang B, Guang L, Santti T, Plosila J (2013) Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip. Microprocess Microsyst 37:460\u2013471","journal-title":"Microprocess Microsyst"},{"key":"1908_CR20","unstructured":"Haoyuan Y, Thomas H, Klaus H (2013) Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-Chip based many core systems. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1777\u20131782"},{"key":"1908_CR21","doi-asserted-by":"publisher","unstructured":"Carvalho E, Marcon C, Calazans N, Moraes F (2009) Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoC. In: System-on-Chip, International Symposium on, pp 087\u2013090","DOI":"10.1109\/SOCC.2009.5335672"},{"key":"1908_CR22","doi-asserted-by":"publisher","unstructured":"Carvalho E, Moraes F (2008) Congestion-aware task mapping in heterogeneous MPSoCs. In: System-on-Chip, International Symposium on, pp 1\u20134","DOI":"10.1109\/ISSOC.2008.4694878"},{"issue":"3","key":"1908_CR23","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1111\/j.1467-8659.1986.tb00296.x","volume":"5","author":"HR Arabnia","year":"1986","unstructured":"Arabnia HR, Oliver MA (1986) Fast operations on raster images with SIMD machine architectures. Int J Eurographics Assoc (Computer Graphics Forum) 5(3):179\u2013188","journal-title":"Int J Eurographics Assoc (Computer Graphics Forum)"},{"issue":"5","key":"1908_CR24","doi-asserted-by":"publisher","first-page":"425","DOI":"10.1093\/comjnl\/30.5.425","volume":"30","author":"HR Arabnia","year":"1987","unstructured":"Arabnia HR, Oliver MA (1987) A transputer network for the arbitrary rotation of digitised images. Comput J 30(5):425\u2013433","journal-title":"Comput J"},{"issue":"1","key":"1908_CR25","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1111\/j.1467-8659.1987.tb00340.x","volume":"6","author":"HR Arabnia","year":"1987","unstructured":"Arabnia HR, Oliver MA (1987) Arbitrary rotation of raster images with SIMD machine architectures. Int J Eurographics Assoc (Computer Graphics Forum) 6(1):3\u201312","journal-title":"Int J Eurographics Assoc (Computer Graphics Forum)"},{"issue":"1","key":"1908_CR26","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1111\/j.1467-8659.1989.tb00448.x","volume":"8","author":"HR Arabnia","year":"1989","unstructured":"Arabnia HR, Oliver Martin A (1989) A transputer network for fast operations on digitised images. Int J Eurographics Assoc (Computer Graphics Forum) 8(1):3\u201312","journal-title":"Int J Eurographics Assoc (Computer Graphics Forum)"},{"issue":"2","key":"1908_CR27","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1016\/0743-7315(90)90028-N","volume":"10","author":"HR Arabnia","year":"1990","unstructured":"Arabnia HR (1990) A parallel algorithm for the arbitrary rotation of digitized images using process-and-data-decomposition approach. J Parallel Distrib Comput 10(2):188\u2013193","journal-title":"J Parallel Distrib Comput"},{"key":"1908_CR28","unstructured":"Arabnia HR, Smith JW (1993) A reconfigurable interconnection network for imaging operations and its implementation using a multi-stage switching box. In: Proceedings of the 7th Annual International High Performance Computing Conference. The 1993 High Performance Computing: New Horizons SuperComputing Symposium, Calgary, Alberta, Canada, June, pp 349\u2013357"},{"key":"1908_CR29","doi-asserted-by":"publisher","unstructured":"Chen T, Fu W, Xie B, Wang C (2014) Packet triggered prediction based task migration for network- on-chip. In: Euromicro Conference on Parallel, Distributed and Network-Based Processing, pp 316\u2013324","DOI":"10.1016\/j.micpro.2013.11.004"},{"key":"1908_CR30","unstructured":"Ben Achballah A, Ben Saoud S (2013) A survey of network-on-chip tools. Int J Adv Comput Sci Appl (IJACSA) 4(9):61\u201367"},{"key":"1908_CR31","first-page":"475","volume":"2010","author":"M Ebrahimi","year":"2013","unstructured":"Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Tenhunen H (2013) Cluster-based topologies for 3D Networks-on-chip using advanced inter-layer bus architecture. JCSS CADS 2010:475\u2013491","journal-title":"JCSS CADS"},{"key":"1908_CR32","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1016\/j.sysarc.2013.05.002","volume":"59","author":"XuT Canhao","year":"2013","unstructured":"Canhao XuT, Schley G, Liljeberg P, Radetzki M, Plosila J (2013) Optimal placement of vertical connections in 3D network-on-chip. J Syst Archit 59:441\u2013454","journal-title":"J Syst Archit"},{"key":"1908_CR33","doi-asserted-by":"publisher","unstructured":"Miller F, Wild T, Herkersdorf A (2013) Virtualized and fault-tolerant inter-layer-links for 3D-ICs. Microprocess Microsyst 37(8):823\u2013835","DOI":"10.1016\/j.micpro.2013.04.013"},{"key":"1908_CR34","doi-asserted-by":"publisher","unstructured":"Pande PP, Grecu C, Jones M, Ivanov A, Saleh R (Aug. 2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. Comput IEEE Trans 54(8):1025\u20131040","DOI":"10.1109\/TC.2005.134"},{"key":"1908_CR35","doi-asserted-by":"publisher","unstructured":"Wang S, Jin T (2014) Wireless network-on-chip: a survey. J Eng 1\u20137. doi: 10.1049\/joe.2013.0209","DOI":"10.1049\/joe.2013.0209"},{"key":"1908_CR36","doi-asserted-by":"crossref","unstructured":"Feng Q, Ban D, Li H, Han G, Dou W (Augus.2012) Performance analysis of wireless 3D network on chip. In: Instrumentation & Measurement, Sensor Network and Automation (IMSNA), 2012 International Symposium on, pp 232\u2013235","DOI":"10.1109\/MSNA.2012.6324556"},{"issue":"1","key":"1908_CR37","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/TVLSI.2010.2091686","volume":"20","author":"AB Kahng","year":"2012","unstructured":"Kahng AB, Li B, Peh Li-Shiuan, Samadi K (2012) ORION 2.0: a power-area simulator for interconnection networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 20(1):191\u2013196","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"1908_CR38","doi-asserted-by":"publisher","unstructured":"Hu J, Marculescu R (Jan. 2003) Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Design Automation Conference. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pp 233\u2013239","DOI":"10.1145\/1119772.1119818"},{"key":"1908_CR39","doi-asserted-by":"publisher","unstructured":"Arabnia HR (1995) A distributed stereocorrelation algorithm. In: Proceedings of Computer Communications and Networks (ICCCN\u201995), IEEE, pp 479\u2013482","DOI":"10.1109\/ICCCN.1995.540163"},{"issue":"2","key":"1908_CR40","first-page":"201","volume":"9","author":"SM Bhandarkar","year":"1995","unstructured":"Bhandarkar SM, Arabnia HR, Smith JW (1995) A reconfigurable architecture for image processing and computer vision. Int J Pattern Recognit Artif Intelli (IJPRAI) (special issue on VLSI Algorithms and Architectures for Computer Vision, Image Processing, Pattern Recognition And AI) 9(2):201\u2013229","journal-title":"Int J Pattern Recognit Artif Intelli (IJPRAI) (special issue on VLSI Algorithms and Architectures for Computer Vision, Image Processing, Pattern Recognition And AI)"},{"issue":"1","key":"1908_CR41","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1006\/jpdc.1995.1011","volume":"24","author":"SM Bhandarkar","year":"1995","unstructured":"Bhandarkar SM, Arabnia HR (1995) The Hough transform on a reconfigurable multi-ring network. J Parallel Distrib Comput 24(1):107\u2013114","journal-title":"J Parallel Distrib Comput"},{"issue":"11","key":"1908_CR42","doi-asserted-by":"publisher","first-page":"1783","DOI":"10.1016\/0167-8191(95)00032-9","volume":"21","author":"SM Bhandarkar","year":"1995","unstructured":"Bhandarkar SM, Arabnia HR (1995) The REFINE multiprocessor: theoretical properties and algorithms. Parallel Comput (Journal) Elsevier 21(11):1783\u20131806","journal-title":"Parallel Comput (Journal) Elsevier"},{"issue":"3","key":"1908_CR43","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1007\/BF00130109","volume":"10","author":"HR Arabnia","year":"1996","unstructured":"Arabnia HR, Bhandarkar SM (1996) Parallel stereocorrelation on a reconfigurable multi-ring network. J Supercomput (Springer Publishers) 10(3):243\u2013270","journal-title":"J Supercomput (Springer Publishers)"},{"issue":"1","key":"1908_CR44","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1023\/A:1022804606389","volume":"25","author":"MA Wani","year":"2003","unstructured":"Wani MA, Arabnia HR (2003) Parallel edge-region-based segmentation algorithm targeted at reconfigurable multi-ring network. J Supercomput 25(1):43\u201363","journal-title":"J Supercomput"},{"key":"1908_CR45","doi-asserted-by":"publisher","unstructured":"Thapliyal, H, Arabnia HR, Vinod AP (2006) Combined integer and floating point multiplication architecture (CIFM) for FPGAs and its reversible logic implementation. In: 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS\u201906),San Juan, Puerto Rico, August 6\u20139, pp 148\u2013154","DOI":"10.1109\/MWSCAS.2006.382306"},{"key":"1908_CR46","unstructured":"Thapliyal, H, Arabnia HR (2006) Reversible programmable logic array (RPLA) using Fredkin and Feynman gates for industrial electronics and applications. In: Proceedings of the 2006 International Conference on Computer Design & Conference on Computing in Nanotechnology (CDES\u201906: June 26\u201329, 2016; Las Vegas, USA), pp 70\u201374"},{"key":"1908_CR47","unstructured":"Vallerio K (2008) Manual task graphs for free (TGFF v3.0)"},{"key":"1908_CR48","unstructured":"Access Noxim website (2015) http:\/\/access.ee.ntu.edu.tw\/noxim\/index.html . Accessed 3 Jan 2015"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-016-1908-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1908-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1908-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T23:23:32Z","timestamp":1568503412000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-016-1908-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,27]]},"references-count":48,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017,5]]}},"alternative-id":["1908"],"URL":"https:\/\/doi.org\/10.1007\/s11227-016-1908-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2016,10,27]]}}}