{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T16:18:57Z","timestamp":1774455537956,"version":"3.50.1"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2016,12,16]],"date-time":"2016-12-16T00:00:00Z","timestamp":1481846400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"the innovation wisdom base for wide bandgap semiconductor and micro-nano electronics","award":["B12026"],"award-info":[{"award-number":["B12026"]}]},{"name":"the Natural Science Foundation of Shaanxi Province of China","award":["2016JM6067"],"award-info":[{"award-number":["2016JM6067"]}]},{"DOI":"10.13039\/501100001809","name":"the National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61076031"],"award-info":[{"award-number":["61076031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004750","name":"Aeronautical Science Foundation of China","doi-asserted-by":"publisher","award":["20120281"],"award-info":[{"award-number":["20120281"]}],"id":[{"id":"10.13039\/501100004750","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1007\/s11227-016-1935-0","type":"journal-article","created":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T05:12:56Z","timestamp":1481951576000},"page":"3726-3747","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["LBFT: a fault-tolerant routing algorithm for load-balancing network-on-chip based on odd\u2013even turn model"],"prefix":"10.1007","volume":"74","author":[{"given":"Ruilian","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1703-7497","authenticated-orcid":false,"given":"Jueping","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Xin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,12,16]]},"reference":[{"issue":"6","key":"1935_CR1","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1007\/s00607-013-0362-9","volume":"97","author":"M Ebrahimi","year":"2015","unstructured":"Ebrahimi M, Daneshtalab M (2015) A light-weight fault-tolerant routing algorithm tolerating faulty links and routers. Computing 97(6):631\u2013648","journal-title":"Computing"},{"issue":"1","key":"1935_CR2","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1016\/j.micpro.2014.11.005","volume":"39","author":"OG Masoud","year":"2015","unstructured":"Masoud OG, Khan GN (2015) Statically adaptive multi FIFO buffer architecture for network on chip. Microprocess Microsyst 39(1):11\u201316","journal-title":"Microprocess Microsyst"},{"issue":"4","key":"1935_CR3","doi-asserted-by":"crossref","first-page":"485","DOI":"10.1007\/s10836-013-5398-4","volume":"29","author":"MH Neishaburi","year":"2013","unstructured":"Neishaburi MH, Zilic Z (2013) A fault tolerant hierarchical network on chip router architecture. J Electron Test Theory Appl 29(4):485\u2013497","journal-title":"J Electron Test Theory Appl"},{"issue":"2","key":"1935_CR4","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/71.663877","volume":"9","author":"AA Chien","year":"1998","unstructured":"Chien AA (1998) A cost and speed model for k-ary n-cube wormhole routers. IEEE Trans Parallel Distrib Syst 9(2):150\u2013162","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1935_CR5","volume-title":"Principles and practices of interconnection networks","author":"W Dally","year":"2004","unstructured":"Dally W, Towles B (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San Francisco"},{"issue":"1","key":"1935_CR6","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/TVLSI.2010.2091686","volume":"20","author":"AB Kahng","year":"2012","unstructured":"Kahng AB, Li B et al (2012) ORION 2.0: a power-area simulator for interconnection networks. IEEE Trans Very Large Scale Integr (VLSI) Syst 20(1):191\u2013196","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"1935_CR7","doi-asserted-by":"crossref","unstructured":"Pirretti M, Link GM, Brooks RR et al (2004) Fault tolerant algorithms for network-on-chip interconnect. In: Proc. IEEE Computer society Annual Symposium on VLSI, pp 46\u201351","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"1935_CR8","doi-asserted-by":"crossref","unstructured":"Bogdan P, Dumitras T, Marculescu R (2007) Stochastic Communication: a new paradigm for fault-tolerant networks-on-chip.VLSI Design, Volume (2007)","DOI":"10.1155\/2007\/95348"},{"key":"1935_CR9","doi-asserted-by":"crossref","unstructured":"Murali S, Atienza D, Benini L et al (2007) A method for routing packets across multiple paths in nocs with in-order delivery and fault-tolerance gaurantees. VLSI Design, Volume (2007)","DOI":"10.1155\/2007\/37627"},{"key":"1935_CR10","doi-asserted-by":"crossref","unstructured":"Pasricha S, Zou Y (2011) NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults. In: 16th Asia and South Pacific Design Automation Conference (ASP-DAC), pp 443\u2013448","DOI":"10.1109\/ASPDAC.2011.5722231"},{"issue":"10","key":"1935_CR11","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1142\/S0218126614501461","volume":"23","author":"S Fakhrali","year":"2014","unstructured":"Fakhrali S, Zarandi HR (2014) FXY: a hierarchical routing algorithm to balance performance and fault tolerance in networks-on-chip. J Circuits Syst Comput 23(10):729\u2013738","journal-title":"J Circuits Syst Comput"},{"key":"1935_CR12","doi-asserted-by":"crossref","unstructured":"Schuchman E, Vijaykumar TN (2005) Rescue: a microarchitecture for testability and defect tolerance. In: Proc. IEEE\/ACM Int. Symp. Computer Architecture, pp 160\u2013171","DOI":"10.1109\/ISCA.2005.44"},{"issue":"5","key":"1935_CR13","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/TNANO.2011.2111460","volume":"10","author":"J Han","year":"2011","unstructured":"Han J, Boykin ER et al (2011) On the reliability of computational structures using majority logic. IEEE Trans Nanotechnol 10(5):1099\u20131112","journal-title":"IEEE Trans Nanotechnol"},{"issue":"5","key":"1935_CR14","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/TCAD.2011.2181509","volume":"31","author":"A DeOrio","year":"2012","unstructured":"DeOrio A, Fick D et al (2012) A reliable routing architecture and algorithm for nocs. IEEE Trans Comput Aided Des Integr Circuits Syst 31(5):726\u2013739","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"1935_CR15","doi-asserted-by":"crossref","unstructured":"Chatterjee N, Chattopadhyay S, Manna K (2014) A spare router based reliable network-on-chip design. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp 1957\u20131960","DOI":"10.1109\/ISCAS.2014.6865545"},{"issue":"7","key":"1935_CR16","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1016\/j.sysarc.2013.03.010","volume":"59","author":"Y Ren","year":"2013","unstructured":"Ren Y, Liu LB et al (2013) A fault tolerant noc architecture using quad-spare mesh topology and dynamic reconfiguration. J Syst Archit 59(7):482\u2013491","journal-title":"J Syst Archit"},{"key":"1935_CR17","doi-asserted-by":"crossref","unstructured":"Zhang Z, Greiner A, Taktak S (2008) A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip. In: 45th ACM\/IEEE on Design Automation Conference, pp 441\u2013446","DOI":"10.1145\/1391469.1391584"},{"issue":"1","key":"1935_CR18","first-page":"157","volume":"10","author":"Y Liu","year":"2013","unstructured":"Liu Y, Ruan Y, Lai Z, Sun L (2013) A reconfigurable routing method for fault-tolerant mesh-based network on chip. J Inf Comput Sci 10(1):157\u2013165","journal-title":"J Inf Comput Sci"},{"issue":"1","key":"1935_CR19","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/TVLSI.2012.2235188","volume":"22","author":"B Fu","year":"2014","unstructured":"Fu B, Han Y, Li H, Li X (2014) Zone defense: a fault-tolerant routing for 2-d meshes without virtual channels. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(1):113\u2013126","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"9","key":"1935_CR20","doi-asserted-by":"crossref","first-page":"1154","DOI":"10.1109\/TC.2003.1228511","volume":"52","author":"J Wu","year":"2003","unstructured":"Wu J (2003) A fault-tolerant and deadlock-free routing protocol in 2D meshes based on odd-even turn model. IEEE Trans Comput 52(9):1154\u20131169","journal-title":"IEEE Trans Comput"},{"key":"1935_CR21","doi-asserted-by":"crossref","unstructured":"Pasricha S, Zou Y, Connors D et al (2010) OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip. In: Proc. IEEE\/ACM\/IFIP International Conference on Hardware\/software code sign and system synthesis (CODES+ISSS), pp 85\u201393","DOI":"10.1145\/1878961.1878979"},{"issue":"5","key":"1935_CR22","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1145\/185675.185682","volume":"41","author":"CJ Glass","year":"1994","unstructured":"Glass CJ, Ni LM (1994) The turn model for adaptive routing. J ACM 41(5):874\u2013902","journal-title":"J ACM"},{"issue":"7","key":"1935_CR23","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"GM Chiu","year":"2000","unstructured":"Chiu GM (2000) The odd-even turn model for adaptive routing. IEEE Trans Parallel Distrib Syst 11(7):729\u2013738","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"1935_CR24","doi-asserted-by":"crossref","unstructured":"Gratz P, Grot B, Keckler SW (2008) Regional congestion awareness for load balance in networks-on-chip. In: 14th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp 203\u2013214","DOI":"10.1109\/HPCA.2008.4658640"},{"issue":"8","key":"1935_CR25","doi-asserted-by":"crossref","first-page":"2272","DOI":"10.1109\/TPDS.2014.2345065","volume":"26","author":"SL Liu","year":"2015","unstructured":"Liu SL, Chen TS, Li L (2015) FreeRider: non-local adaptive network-on-chip routing with packet-carried propagation of congestion information. IEEE Trans Parallel Distrib Syst 26(8):2272\u20132285","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"9","key":"1935_CR26","doi-asserted-by":"crossref","first-page":"3419","DOI":"10.1007\/s11227-015-1439-3","volume":"71","author":"LK Pejman","year":"2015","unstructured":"Pejman LK (2015) Per-packet global congestion estimation for fast packet delivery in networks-on-chip. J Supercomput 71(9):3419\u20133439","journal-title":"J Supercomput"},{"key":"1935_CR27","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1016\/j.micpro.2014.04.003","volume":"38","author":"Michael Nicolaidis","year":"2014","unstructured":"Nicolaidis Michael (2014) Fault-tolerant adaptive routing under an unconstrained set of node and link failures for many-core systems-on-chip. Microprocess Microsyst 38:620\u2013635","journal-title":"Microprocess Microsyst"},{"issue":"7","key":"1935_CR28","doi-asserted-by":"crossref","first-page":"630","DOI":"10.1016\/j.aeue.2010.09.002","volume":"65","author":"M Valinataja","year":"2011","unstructured":"Valinataja M, Mohammadi S et al (2011) A reconfigurable and adaptive routing method for fault-tolerant mesh based networks-on-chip. Int J Electron Commun (AEU) 65(7):630\u2013640","journal-title":"Int J Electron Commun (AEU)"},{"issue":"2","key":"1935_CR29","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/TCAD.2015.2459050","volume":"35","author":"JX Liu","year":"2016","unstructured":"Liu JX, Harkin J et al (2016) Fault-Tolerant Networks-on-Chip routing with coarse and fine-grained look-ahead. IEEE Trans Comput Aided Des Integr Circuits Syst 35(2):260\u2013273","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"6","key":"1935_CR30","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1016\/j.micpro.2015.06.002","volume":"39","author":"JX Liu","year":"2015","unstructured":"Liu JX, Harkin J et al (2015) Low cost fault-tolerant routing algorithm for Networks-on-Chip. Microprocess Microsyst 39(6):358\u2013372","journal-title":"Microprocess Microsyst"},{"key":"1935_CR31","doi-asserted-by":"crossref","unstructured":"Mehranzadeh A, Khademzadeh A, Mehran A (2010) FADyAD-Fault and congestion aware routing algorithm based on DyAD Algorithm. In: IEEE International Conference on Imaging Systems and Techniques (IST), pp 274\u2013279","DOI":"10.1109\/ISTEL.2010.5734036"},{"key":"1935_CR32","doi-asserted-by":"crossref","unstructured":"Chalasani S, Boppana RV (1996) Fault-tolerance with multi module routers. In: Proc. the Second International Symposium on High-Performance Computer Architecture, pp 201\u2013210","DOI":"10.1109\/HPCA.1996.501186"},{"issue":"5","key":"1935_CR33","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"36","author":"W Dally","year":"1987","unstructured":"Dally W, Seitz C (1987) Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans Comput 36(5):547\u2013553","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"1935_CR34","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TCAD.2005.852438","volume":"25","author":"L Shang","year":"2006","unstructured":"Shang L, Peh LS, Jha NK (2006) PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks. IEEE Trans Comput Aided Des Integr Circuits Syst 25(1):92\u2013110","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"9","key":"1935_CR35","doi-asserted-by":"crossref","first-page":"1156","DOI":"10.1109\/TC.2008.60","volume":"57","author":"SY Lin","year":"2008","unstructured":"Lin SY, Huang CH, Chao CH et al (2008) Traffic-Balanced routing algorithm for irregular mesh-based On-Chip Networks. IEEE Trans Comput 57(9):1156\u20131168","journal-title":"IEEE Trans Comput"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-016-1935-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1935-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-016-1935-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T12:55:43Z","timestamp":1568638543000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-016-1935-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,16]]},"references-count":35,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2018,8]]}},"alternative-id":["1935"],"URL":"https:\/\/doi.org\/10.1007\/s11227-016-1935-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12,16]]}}}