{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,24]],"date-time":"2023-08-24T04:14:34Z","timestamp":1692850474200},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T00:00:00Z","timestamp":1493856000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1007\/s11227-017-2056-0","type":"journal-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:59:10Z","timestamp":1493917150000},"page":"3820-3840","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Redressing fork constraints in nanoscale quasi-delay-insensitive asynchronous pipelines"],"prefix":"10.1007","volume":"74","author":[{"given":"Mohsen","family":"Raji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behnam","family":"Ghavami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,4]]},"reference":[{"key":"2056_CR1","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V (2003) Parameter Variations and Impact on Circuits and Micro-architecture. In: Proceedings of DAC, pp 338\u2013342","DOI":"10.1145\/775832.775920"},{"key":"2056_CR2","doi-asserted-by":"crossref","unstructured":"Kiamehr S et al (2016) The Impact of Process Variation and Stochastic Aging in Nanoscale VLSI. In: 2016 IEEE International Reliability Physics Symposium (IRPS), Pasadena, CA, USA, pp CR-1-1\u2013CR-1-6","DOI":"10.1109\/IRPS.2016.7574590"},{"key":"2056_CR3","doi-asserted-by":"crossref","unstructured":"Tang CK, Lin CY, Lu YC (2008) An Asynchronous Circuit Design with Fast Forwarding Technique at Advanced Technology Node. In: Proceedings of ISQED, pp 367 \u2013 372","DOI":"10.1109\/ISQED.2008.4479835"},{"key":"2056_CR4","doi-asserted-by":"crossref","unstructured":"Beerel Peter A (2002) Asynchronous Circuits: An Increasingly Practical Design Solution. In: Proceedings of ISQED, pp 769\u2013773","DOI":"10.1109\/ISQED.2002.996774"},{"issue":"3","key":"2056_CR5","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/MDAT.2015.2413759","volume":"32","author":"SM Nowick","year":"2015","unstructured":"Nowick SM, Singh M (2015) Asynchronous design\u2014part 1: overview and recent advances. IEEE Design Test 32(3):5\u201318","journal-title":"IEEE Design Test"},{"issue":"3","key":"2056_CR6","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/MDAT.2015.2413757","volume":"32","author":"SM Nowick","year":"2015","unstructured":"Nowick SM, Singh M (2015) Asynchronous design\u2014part 2: systems and methodologies. IEEE Design Test 32(3):19\u201328","journal-title":"IEEE Design Test"},{"key":"2056_CR7","volume-title":"Asynchronous circuits","author":"JA Brzozowski","year":"2012","unstructured":"Brzozowski JA, Seger C-JH (2012) Asynchronous circuits. Springer Science and Business Media, Berlin"},{"key":"2056_CR8","doi-asserted-by":"crossref","unstructured":"Martin Alain J (1990) The Limitations to Delay Insensitivity in Asynchronous Circuits. In: Proceedings of MIT Conference on Advanced Research in VLSI Processes, pp 263\u2013277","DOI":"10.21236\/ADA447737"},{"key":"2056_CR9","unstructured":"Lines Andrew M (1995) Pipelined asynchronous circuits. Master\u2019s thesis, California Institute of Technology, Computer Science Department, 1995. CS-TR-95-21"},{"issue":"4","key":"2056_CR10","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1007\/BF01660034","volume":"1","author":"AJ Martin","year":"1986","unstructured":"Martin AJ (1986) Compiling communicating processes into delay-insensitive VLSI circuits. Distrib Comput 1(4):226\u2013234","journal-title":"Distrib Comput"},{"issue":"4","key":"2056_CR11","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1109\/TDSC.2008.37","volume":"6","author":"B Rahbaran","year":"2009","unstructured":"Rahbaran B, Steininger A (2009) Is asynchronous logic more robust than synchronous logic? IEEE Trans Dependable Secure Comput 6(4):282\u2013294","journal-title":"IEEE Trans Dependable Secure Comput"},{"issue":"3","key":"2056_CR12","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1109\/TVLSI.2009.2037327","volume":"19","author":"KS Stevens","year":"2010","unstructured":"Stevens KS, Golani P, Beerel PA (2010) Energy and performance models for synchronous and asynchronous communication. IEEE Trans Very Large Scale Integr VLSI Syst 19(3):369\u2013382","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"2056_CR13","unstructured":"Imai M, Komaba TN (2008) Performance Comparison between Self-timed Circuits and Synchronous Circuits Based on the Technology Roadmap of Semiconductors. In: IEEE\/IFIP DSN, 2nd Workshop on Dependable and Secure Nanocomputing, p 37"},{"key":"2056_CR14","unstructured":"Broughton R, Yelleswarapu R, Di J, Mantooth HA (2006) Supply Voltage Scalability Comparison of Synchronous and Asynchronous Digital Circuits under Low Temperature to Examine Suitability for Space Applications. In: Seventh International Workshop on Low Temperature Electronics, p 67"},{"issue":"99","key":"2056_CR15","first-page":"1","volume":"PP","author":"A Saifhashemi","year":"2017","unstructured":"Saifhashemi A, Huang HH, Beerel PA (2017) Reconditioning: a framework for automatic power optimization of QDI circuits. IEEE Trans Comput Aided Design Integr Circuits Syst PP(99):1\u20131","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"2056_CR16","doi-asserted-by":"crossref","unstructured":"Keller S, Katelman M, Martin AJ (2009) A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits. In: Proceedings of ASYNC, pp 65\u201376","DOI":"10.1109\/ASYNC.2009.27"},{"key":"2056_CR17","volume-title":"Principles of asynchronous circuit design\u2014a system perspective","author":"J Sparso","year":"2002","unstructured":"Sparso J, Furber S (2002) Principles of asynchronous circuit design\u2014a system perspective. Kluwer Academic Publishers, Dordrecht"},{"key":"2056_CR18","doi-asserted-by":"crossref","unstructured":"Martin AJ, Lines A, Manohar R, Nystroem M, Penzes P, Southworth R, Cummings U, Lee TK (1997) The Design of an Asynchronous MIPS R3000 Microprocessor. In: Proceedings of Conference on Advanced Research in VLSI, pp 164\u2013181","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"2056_CR19","doi-asserted-by":"crossref","unstructured":"Ozdag Recep O, Beerel Peter A (2002) High-Speed QDI Asynchronous Pipelines. In: Proceedings of ASYNC, pp 13\u201322","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"2056_CR20","unstructured":"Couvreur CY, Lin B, Goossens G, Man HD (1993) Synthesis and Optimization of Asynchronous Controllers Based on Extended Lock Graph Theory. In: Proceedings of European Conference on Design Automation, pp 512\u2013517"},{"key":"2056_CR21","unstructured":"ITRS (2009) International technology roadmap for semiconductors, http:\/\/public.itrs.net"},{"issue":"1","key":"2056_CR22","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/TVLSI.2002.801606","volume":"11","author":"K Stevens","year":"2003","unstructured":"Stevens K, Ginosar R, Rotem S (2003) Relative timing (asynchronous design). IEEE Trans Very Large Scale Integr VLSI Syst 11(1):129\u2013140","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"2056_CR23","doi-asserted-by":"crossref","unstructured":"van Berkel K (1992) Beware the isochronic fork. Integr VLSI J 13(2):103\u2013128","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"2056_CR24","doi-asserted-by":"crossref","DOI":"10.1002\/0471702897","volume-title":"Logically determined design","author":"K Fant","year":"2005","unstructured":"Fant K (2005) Logically determined design. Wiley, Hoboken"},{"key":"2056_CR25","doi-asserted-by":"crossref","unstructured":"Sretasereekul N, Nanya T (2001) Eliminating Isochronic Fork Constraints in Quasi-Delay-Insensitive Circuits. In: Proceedings of ASP-DAC, pp 437\u2013442","DOI":"10.1145\/370155.370450"},{"key":"2056_CR26","unstructured":"Beerel PA, Burch JR, Meng TH (1994) Sufficient Conditions for Correct Gate-Level Speed-Independent Circuits. In: Proceedings of ASYNC, pp 33\u201343"},{"issue":"3","key":"2056_CR27","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/BF00122082","volume":"9","author":"A Yakovlev","year":"1996","unstructured":"Yakovlev A, Kishinevsky M, Kondratyev A, Lavagno L, Pietkiewicz-Koutny M (1996) On the models for asynchronous circuit behaviour with OR causality. Form Methods Syst Des 9(3):189\u2013233","journal-title":"Form Methods Syst Des"},{"key":"2056_CR28","unstructured":"http:\/\/www.fulcrummicro.com\/"},{"key":"2056_CR29","unstructured":"http:\/\/www.achronix.com\/"},{"key":"2056_CR30","doi-asserted-by":"crossref","unstructured":"Lavagno L, Keutzer K, Sangiovanni-Vincentelli A (1991) Algorithms for Synthesis of Hazard-Free Asynchronous Circuits. In: Proceedings of DAC, pp 417\u2013421","DOI":"10.1145\/127601.127685"},{"key":"2056_CR31","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511674730","volume-title":"A designer\u2019s guide to asynchronous VLSI","author":"PA Beerel","year":"2010","unstructured":"Beerel PA, Ozdag RO, Ferretti M (2010) A designer\u2019s guide to asynchronous VLSI. Cambridge University Press, Cambridge"},{"issue":"2","key":"2056_CR32","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1016\/j.compeleceng.2008.06.014","volume":"35","author":"B Ghavami","year":"2009","unstructured":"Ghavami B, Pedram H, Najibi M (2009) An EDA tool for implementation of low power and secure crypto-chips. Comput Electr Eng 35(2):244\u2013257","journal-title":"Comput Electr Eng"},{"key":"2056_CR33","doi-asserted-by":"crossref","unstructured":"Raji M, Ghavami B, Zarandi HR, Pedram H (2011) Assessment of Nano-scale Asynchronous PCFB Circuits Under Extreme Process Variation. In: 2011 3rd Asia Symposium on Quality Electronic Design (ASQED), pp 134\u2013139","DOI":"10.1109\/ASQED.2011.6111715"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-017-2056-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-017-2056-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-017-2056-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,23]],"date-time":"2023-08-23T12:12:11Z","timestamp":1692792731000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-017-2056-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,4]]},"references-count":33,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2018,8]]}},"alternative-id":["2056"],"URL":"https:\/\/doi.org\/10.1007\/s11227-017-2056-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5,4]]}}}