{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:02Z","timestamp":1740123602827,"version":"3.37.3"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T00:00:00Z","timestamp":1496880000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1007\/s11227-017-2070-2","type":"journal-article","created":{"date-parts":[[2017,6,8]],"date-time":"2017-06-08T09:18:54Z","timestamp":1496913534000},"page":"5034-5052","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["The cost-effective fault detection and fault location approach for communication channels in NoC"],"prefix":"10.1007","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2209-9967","authenticated-orcid":false,"given":"Babak","family":"Aghaei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kambiz","family":"Badie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad","family":"Khademzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Midia","family":"Reshadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,6,8]]},"reference":[{"issue":"1","key":"2070_CR1","first-page":"21","volume":"3","author":"A Agarwal","year":"2009","unstructured":"Agarwal A, Iskander C, Shankar R (2009) Survey of network on chip (NoC) architectures & contributions. J Eng Comput Archit 3(1):21\u201327","journal-title":"J Eng Comput Archit"},{"key":"2070_CR2","unstructured":"De Micheli G, Benini L (2002) Networks on chip: a new paradigm for systems on chip design. In: Proceedings of IEEE Europe Conference & Exhibition in Design, Automation & Test, pp 0418"},{"key":"2070_CR3","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2004","unstructured":"Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Elsevier, San Diego"},{"key":"2070_CR4","doi-asserted-by":"crossref","unstructured":"Henkel J, Wolf W, Chakradhar S (2004) On-chip networks: a scalable, communication-centric embedded system design paradigm. In: Proceeding of IEEE 17th International Conference on VLSI Design, pp 845\u2013851","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"2070_CR5","volume-title":"Reliability, availability and serviceability of networks-on-chip","author":"\u00c9 Cota","year":"2011","unstructured":"Cota \u00c9, de Morais Amory A, Lubaszewski MS (2011) Reliability, availability and serviceability of networks-on-chip. Springer, New York"},{"key":"2070_CR6","doi-asserted-by":"crossref","unstructured":"Behrouz RJ, Modarressi M, Sarbazi-Azad H (2014) Fault-tolerant routing algorithms in networks on-chip. In: Routing Algorithms in Networks-on-Chip. Springer, New York, pp 193\u2013210","DOI":"10.1007\/978-1-4614-8274-1_8"},{"key":"2070_CR7","doi-asserted-by":"crossref","unstructured":"Ghofrani A, Parikh R, Shamshiri S, DeOrio A, Cheng K-T, Bertacco V (2012) Comprehensive online defect diagnosis in on-chip networks. In: VTS, pp 44\u201349","DOI":"10.1109\/VTS.2012.6231078"},{"key":"2070_CR8","first-page":"48109","volume":"1001","author":"AC Cheng","year":"2002","unstructured":"Cheng AC (2002) Comprehensive study on designing memory BIST: algorithms, implementations and trade-offs. Ann Arbor 1001:48109\u201352122","journal-title":"Ann Arbor"},{"key":"2070_CR9","doi-asserted-by":"crossref","unstructured":"Grecu C, Pande P, Ivanov A, Saleh R (2006) BIST for network-on-chip interconnect infrastructures. In: Proceedings of 24th IEEE VLSI Test Symposium, pp 6\u201335","DOI":"10.1109\/VTS.2006.22"},{"issue":"9","key":"2070_CR10","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.1109\/TC.2008.62","volume":"57","author":"EF Cota","year":"2008","unstructured":"Cota EF, Kastensmidt FGdL, Santos MCd, Herv\u00e9 MB, Almeida PRVd, Meirelles PRM, Amory AdM, Lubaszewski MS (2008) A high-fault-coverage approach for the test of data, control, and handshake interconnects in mesh networks-on-chip. IEEE Trans Comput N Y 57(9):1202\u20131215","journal-title":"IEEE Trans Comput N Y"},{"issue":"9","key":"2070_CR11","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/MCOM.2003.1232240","volume":"41","author":"B Vermeulen","year":"2003","unstructured":"Vermeulen B, Dielissen J, Goossens K, Ciordas C (2003) Bringing communication networks on a chip: test and verification implications. IEEE Commun Mag 41(9):74\u201381","journal-title":"IEEE Commun Mag"},{"issue":"4","key":"2070_CR12","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1145\/1027084.1027088","volume":"9","author":"\u00c9 Cota","year":"2004","unstructured":"Cota \u00c9, Carro L, Lubaszewski M (2004) Reusing an on-chip network for the test of core-based systems. ACM Trans Des Autom Electron Syst (TODAES) 9(4):471\u2013499","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"2070_CR13","unstructured":"Kim J-S, Hwang M-S, Roh S, Lee J-Y, Lee K, Lee S-J, Yoo H-J (2004) On-chip network based embedded core testing. In: Proceedings of IEEE International SOC Conference, pp 223\u2013226"},{"key":"2070_CR14","doi-asserted-by":"crossref","unstructured":"Aghaei B, Babaei S (2009) The new test wrapper design for core testing in packet-switched micro-network on chip. In: Proceedings 2nd International Conference on Power Electronics and Intelligent Transportation System (PEITS), pp 19\u201320","DOI":"10.1109\/PEITS.2009.5406770"},{"key":"2070_CR15","doi-asserted-by":"crossref","unstructured":"Ying Z, Ning W, Fen G, Xin C, Lei Z (2013) Novel core test wrapper design supporting multi-mode testing of NoC-based SoC. Int J Control Autom 6(5):247\u2013262","DOI":"10.14257\/ijca.2013.6.5.23"},{"key":"2070_CR16","doi-asserted-by":"crossref","unstructured":"Han T, Choi I, Oh H, Kang S (2014) A scalable and parallel test access strategy for NoC-based multicore system. In: Proceedings of IEEE 23rd Asian Test Symposium (ATS), pp 81\u201386","DOI":"10.1109\/ATS.2014.26"},{"issue":"3","key":"2070_CR17","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1049\/iet-cdt:20060152","volume":"1","author":"AM Amory","year":"2007","unstructured":"Amory AM, Goossens K, Marinissen EJ, Lubaszewski M, Moraes F (2007) Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism. IET Comput Digit Tech 1(3):197\u2013206","journal-title":"IET Comput Digit Tech"},{"key":"2070_CR18","unstructured":"Nazarian G (2008) On-line testing of routers in networks-on-chip. TU Delft, Delft University of Technology"},{"issue":"9","key":"2070_CR19","first-page":"1374","volume":"14","author":"S Babaei","year":"2011","unstructured":"Babaei S, Mansouri M, Aghaei B, Khadem-Zadeh A (2011) Online-structural testing of routers in network on chip. World Appl Sci J 14(9):1374\u20131383","journal-title":"World Appl Sci J"},{"key":"2070_CR20","doi-asserted-by":"crossref","unstructured":"Cota \u00c9, de Morais Amory A, Lubaszewski MS (2012) Test and diagnosis of routers. In: Reliability, Availability and Serviceability of Networks-on-Chip. Springer, pp 115\u2013132","DOI":"10.1007\/978-1-4614-0791-1_6"},{"key":"2070_CR21","unstructured":"Nazari M, Zolfy Lighvan M, Daie Koozekonani Z, Sadeghi A (2016) A novel HW\/SW based NoC router self-testing methodology. arXiv preprint \n                        arXiv:1609.04569"},{"key":"2070_CR22","doi-asserted-by":"crossref","unstructured":"Alamian SS, Fallahzadeh R, Hessabi S, Alirezaie J (2013) A novel test strategy and fault-tolerant routing algorithm for NoC routers. In: Proceedings of IEEE 17th CSI International Symposium on Computer Architecture & Digital Systems, pp 133\u2013136","DOI":"10.1109\/CADS.2013.6714252"},{"key":"2070_CR23","doi-asserted-by":"crossref","unstructured":"Hosseinabady M, Dalirsani A, Navabi Z (2007) Using the inter-and intra-switch regularity in NoC switch testing. In: Proceedings European Conference on Design, Automation and Test in, pp 361\u2013366","DOI":"10.1109\/DATE.2007.364618"},{"key":"2070_CR24","doi-asserted-by":"crossref","unstructured":"Alaghi A, Karimi N, Sedghi M, Navabi Z (2007) Online NoC switch fault detection and diagnosis using a high level fault model. In: Proceedings of 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, pp 21\u201329","DOI":"10.1109\/DFT.2007.55"},{"issue":"4","key":"2070_CR25","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/T-C.1974.223950","volume":"100","author":"WH Kautz","year":"1974","unstructured":"Kautz WH (1974) Testing for faults in wiring networks. IEEE Trans Comput 100(4):358\u2013363","journal-title":"IEEE Trans Comput"},{"key":"2070_CR26","doi-asserted-by":"crossref","unstructured":"Hassan A, Rajski J, Agarwal VK (1988) Testing and diagnosis of interconnects using boundary scan architecture. In: Proceedings of IEEE International Test Conference New Frontiers in Testing, pp 126\u2013137","DOI":"10.1109\/TEST.1988.207790"},{"key":"2070_CR27","unstructured":"Lien J-C, Breuer MA (1991) Maximal diagnosis for wiring networks. In: ITC, pp 96\u2013105"},{"key":"2070_CR28","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","volume-title":"Delay fault testing for VLSI circuits","author":"A Krstic","year":"1998","unstructured":"Krstic A, Cheng K-T (1998) Delay fault testing for VLSI circuits, vol 14. Springer, New York"},{"key":"2070_CR29","doi-asserted-by":"crossref","unstructured":"Cuviello M, Dey S, Bai X, Zhao Y (1999) Fault modeling and simulation for crosstalk in system-on-chip interconnects. In: Proceedings IEEE\/ACM International Conference on Computer-Aided Design, pp 297\u2013303","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"2070_CR30","unstructured":"Ubar R, Raik J (2003) Testing strategies for networks on chip. In: Networks on chip. Springer, pp 131\u2013152"},{"key":"2070_CR31","doi-asserted-by":"crossref","unstructured":"Peters\u00e9n K, \u00d6berg J Toward (2007) A scalable test methodology for 2D-mesh network-on-chips. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp 367\u2013372","DOI":"10.1109\/DATE.2007.364619"},{"key":"2070_CR32","doi-asserted-by":"crossref","unstructured":"Herve M, Cota E, Kastensmidt FL, Lubaszewski M (2009) Diagnosis of interconnect shorts in mesh NoCs. In: Proceedings 3rd ACM\/IEEE International Symposium on Networks-on-Chip, pp 256\u2013265","DOI":"10.1109\/NOCS.2009.5071475"},{"key":"2070_CR33","doi-asserted-by":"crossref","unstructured":"Concatto C, Almeida P, Kastensmidt F, Cota E, Lubaszewski M, Herve M (2009) Improving yield of torus NoCs through fault-diagnosis-and-repair of interconnect faults. In: Proceedings of 15th IEEE International On-Line Testing Symposium, pp 61\u201366","DOI":"10.1109\/IOLTS.2009.5195984"},{"key":"2070_CR34","doi-asserted-by":"crossref","unstructured":"Herv\u00e9 M, Almeida P, Kastensmidt FL, Cota E, Lubaszewski M (2010) Concurrent test of network-on-chip interconnects and routers. In: Proceedings of 11th Latin American Test Workshop","DOI":"10.1109\/LATW.2010.5550355"},{"key":"2070_CR35","doi-asserted-by":"crossref","unstructured":"Strano A, G\u00f3mez C, Ludovici D, Favalli M, G\u00f3mez ME, Bertozzi D (2011) Exploiting network-on-chip structural redundancy for a cooperative and scalable built-in self-test architecture. In: Proceedings of IEEE European Design, Automation & Test, pp 1\u20136","DOI":"10.1109\/DATE.2011.5763109"},{"key":"2070_CR36","doi-asserted-by":"crossref","unstructured":"Kakoee MR, Bertacco V, Benini L (2011) A distributed and topology-agnostic approach for on-line NoC testing. In: Proceedings Fifth ACM\/IEEE International Symposium on Networks-on-Chip, pp 113\u2013120","DOI":"10.1145\/1999946.1999965"},{"issue":"3","key":"2070_CR37","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TC.2013.202","volume":"63","author":"MR Kakoee","year":"2014","unstructured":"Kakoee MR, Bertacco V, Benini L (2014) At-speed distributed functional testing to detect logic and delay faults in NoCs. IEEE Trans Comput 63(3):703\u2013717","journal-title":"IEEE Trans Comput"},{"key":"2070_CR38","doi-asserted-by":"crossref","unstructured":"Bhowmik B, Deka JK, Biswas S (2015) An odd-even model for diagnosis of shorts on NoC interconnects. In: Proceedings of 2015 Annual IEEE India Conference (INDICON), pp 1\u20136","DOI":"10.1109\/INDICON.2015.7443393"},{"key":"2070_CR39","doi-asserted-by":"crossref","unstructured":"Bhowmik B, Biswas S, Deka JK (2016) Impact of NoC interconnect shorts on performance metrics. In: Proceedings of IEEE Twenty Second National Conference on Communication (NCC), pp 1\u20136","DOI":"10.1109\/NCC.2016.7561197"},{"key":"2070_CR40","doi-asserted-by":"crossref","unstructured":"Bhowmik B, Deka JK, Biswas S (2016) An on-line test solution for addressing interconnect shorts in on-chip networks. In: Proceedings of IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp 9\u201312","DOI":"10.1109\/IOLTS.2016.7604660"},{"key":"2070_CR41","volume-title":"A designer\u2019s guide to built-in self-test","author":"CE Stroud","year":"2002","unstructured":"Stroud CE (2002) A designer\u2019s guide to built-in self-test, vol 19. Springer, New York"},{"key":"2070_CR42","unstructured":"Xilinx I (2014) Design suite 14.4: release notes. Installation, and licensing"},{"key":"2070_CR43","unstructured":"Spartan XD (2013) 3E FPGA family data sheet. DS312 July 19"},{"key":"2070_CR44","doi-asserted-by":"crossref","unstructured":"Fick D, DeOrio A, Hu J, Bertacco V, Blaauw D, Sylvester D (2009) Vicis: a reliable network for unreliable silicon. In: Proceedings of 46th ACM Annual Design Automation Conference, pp 812\u2013817","DOI":"10.1145\/1629911.1630119"},{"issue":"5","key":"2070_CR45","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"Goossens K, Dielissen J, Radulescu A (2005) \u00c6thereal network on chip: concepts, architectures, and implementations. IEEE Des Test Comput 22(5):414\u2013421","journal-title":"IEEE Des Test Comput"},{"issue":"1","key":"2070_CR46","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F Moraes","year":"2004","unstructured":"Moraes F, Calazans N, Mello A, M\u00f6ller L, Ost L (2004) HERMES: an infrastructure for low area overhead packet-switching networks on chip. VLSI J Integr 38(1):69\u201393","journal-title":"VLSI J Integr"},{"key":"2070_CR47","doi-asserted-by":"crossref","unstructured":"Zeferino CA, Kreutz ME, Susin AA (2004) RASoC: A router soft-core for networks-on-chip. In: Proceedings of IEEE Design, Automation and Test in Europe Conference and Exhibition, pp 198\u2013203","DOI":"10.1109\/DATE.2004.1269230"},{"key":"2070_CR48","doi-asserted-by":"crossref","unstructured":"Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2015) Noxim: an open, extensible and cycle-accurate network on chip simulator. In: Proceedings of IEEE 26th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp 162\u2013163","DOI":"10.1109\/ASAP.2015.7245728"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-017-2070-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-017-2070-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-017-2070-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,18]],"date-time":"2017-10-18T05:38:56Z","timestamp":1508305136000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-017-2070-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6,8]]},"references-count":48,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2017,11]]}},"alternative-id":["2070"],"URL":"https:\/\/doi.org\/10.1007\/s11227-017-2070-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2017,6,8]]}}}