{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:14Z","timestamp":1740123554178,"version":"3.37.3"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2017,7,5]],"date-time":"2017-07-05T00:00:00Z","timestamp":1499212800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["ICT-609666"],"award-info":[{"award-number":["ICT-609666"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s11227-017-2101-z","type":"journal-article","created":{"date-parts":[[2017,7,5]],"date-time":"2017-07-05T15:47:36Z","timestamp":1499269656000},"page":"4062-4077","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["SpExSim: assessing kernel suitability for C-based high-level hardware synthesis"],"prefix":"10.1007","volume":"75","author":[{"given":"Julian","family":"Oppermann","sequence":"first","affiliation":[]},{"given":"Lukas","family":"Sommer","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,5]]},"reference":[{"doi-asserted-by":"publisher","unstructured":"Canis A, Choi J, Fort B, Lian R, Huang Q, Calagar N, Gort M, Qin JJ, Aldham M, Czajkowski T, Brown S, Anderson J (2013) From software to accelerators with LegUp high-level synthesis. In: 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). doi:\n                    10.1109\/CASES.2013.6662524","key":"2101_CR1","DOI":"10.1109\/CASES.2013.6662524"},{"unstructured":"Canis AC (2015) Legup: open-source high-level synthesis research framework. PhD thesis, University of Toronto","key":"2101_CR2"},{"issue":"4","key":"2101_CR3","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong J, Liu B, Neuendorffer S, Noguera J, Vissers K, Zhang Z (2011) High-level synthesis for fpgas: from prototyping to deployment. IEEE Trans Comput Aided Des Integr Circuits Syst 30(4):473\u2013491","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"2101_CR4","doi-asserted-by":"publisher","first-page":"7:7","DOI":"10.1155\/2013\/428078","volume":"2013","author":"B da Silva","year":"2013","unstructured":"da Silva B, Braeken A, D\u2019Hollander EH, Touhafi A (2013) Performance modeling for fpgas: extending the roofline model with high-level synthesis tools. Int J Reconfig Comput 2013:7:7\u20137:7. doi:\n                    10.1155\/2013\/428078","journal-title":"Int J Reconfig Comput"},{"key":"2101_CR5","volume-title":"Synthesis and optimization of digital circuits","author":"G Micheli De","year":"1994","unstructured":"De Micheli G (1994) Synthesis and optimization of digital circuits. McGraw-Hill, New York"},{"key":"2101_CR6","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242","author":"Y Hara","year":"2009","unstructured":"Hara Y, Tomiyama H, Honda S, Takada H (2009) Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. J Inf Process. doi:\n                    10.2197\/ipsjjip.17.242","journal-title":"J Inf Process"},{"issue":"4","key":"2101_CR7","doi-asserted-by":"publisher","first-page":"22:1","DOI":"10.1145\/1462586.1462591","volume":"1","author":"B Holland","year":"2009","unstructured":"Holland B, Nagarajan K, George AD (2009) Rat: Rc amenability test for rapid performance prediction. ACM Trans Reconfig Technol Syst 1(4):22:1\u201322:31. doi:\n                    10.1145\/1462586.1462591","journal-title":"ACM Trans Reconfig Technol Syst"},{"doi-asserted-by":"crossref","unstructured":"Huthmann J, Liebig B, Oppermann J, Koch A (2013) Hardware\/software co-compilation with the nymble system. In: 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)","key":"2101_CR8","DOI":"10.1109\/ReCoSoC.2013.6581538"},{"doi-asserted-by":"crossref","unstructured":"Lange H, Wink T, Koch A (2011) MARC II: a parametrized speculative multi-ported memory subsystem for reconfigurable computers. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), 2011. IEEE, pp 1\u20136","key":"2101_CR9","DOI":"10.1109\/DATE.2011.5763218"},{"doi-asserted-by":"publisher","unstructured":"Lattner C, Adve V (2004) LLVM: a compilation framework for lifelong program analysis and transformation. In: International Symposium on Code Generation and Optimization, CGO. doi:\n                    10.1109\/CGO.2004.1281665","key":"2101_CR10","DOI":"10.1109\/CGO.2004.1281665"},{"key":"2101_CR11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673","author":"R Nane","year":"2016","unstructured":"Nane R, Sima VM, Pilato C et al (2016) A survey and evaluation of fpga high-level synthesis tools. IEEE Trans Comput Aided Des Integr Circuits Syst. doi:\n                    10.1109\/TCAD.2015.2513673","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"doi-asserted-by":"publisher","unstructured":"Oppermann J, Koch A, Reuter-Oppermann M, Sinnen O (2016) ILP-based modulo scheduling for high-level synthesis. In: Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES \u201916. ACM, pp 1:1\u20131:10. doi:\n                    10.1145\/2968455.2968512","key":"2101_CR12","DOI":"10.1145\/2968455.2968512"},{"issue":"6","key":"2101_CR13","doi-asserted-by":"publisher","first-page":"1098","DOI":"10.1109\/TCAD.1987.1270350","volume":"6","author":"BM Pangrle","year":"1987","unstructured":"Pangrle BM, Gajski DD (1987) Design tools for intelligent silicon compilation. IEEE Trans Comput Aided Des Integr Circuits Syst 6(6):1098\u20131112. doi:\n                    10.1109\/TCAD.1987.1270350","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"11","key":"2101_CR14","doi-asserted-by":"publisher","first-page":"1420","DOI":"10.1109\/TC.2004.101","volume":"53","author":"J Park","year":"2004","unstructured":"Park J, Diniz PC, Shayee KRS (2004) Performance and area modeling of complete fpga designs in the presence of loop transformations. IEEE Trans Comput 53(11):1420\u20131435. doi:\n                    10.1109\/TC.2004.101","journal-title":"IEEE Trans Comput"},{"doi-asserted-by":"crossref","unstructured":"Putnam A, Caulfield AM, Chung ES, Chiou D, Constantinides K, Demme J, Esmaeilzadeh H, Fowers J, Gopal GP, Gray J, Haselman M, Hauck S, Heil S, Hormati A, Kim JY, Lanka S, Larus JR, Peterson E, Pope S, Smith A, Thong J, Xiao PY, Burger D (2014) A reconfigurable fabric for accelerating large-scale datacenter services. In: ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), IEEE Computer Society, Minneapolis, MN, USA, pp 13\u201324","key":"2101_CR15","DOI":"10.1109\/ISCA.2014.6853195"},{"doi-asserted-by":"publisher","unstructured":"Reagen B, Adolf R, Shao YS, Wei GY, Brooks D (2014) MachSuite: benchmarks for accelerator design and customized architectures. doi:\n                    10.1109\/IISWC.2014.6983050","key":"2101_CR16","DOI":"10.1109\/IISWC.2014.6983050"},{"doi-asserted-by":"crossref","unstructured":"Sotomayor R, Sanchez LM, Blas JG, Calderon A, Fernandez J (2015) Aki: automatic kernel identification and annotation tool based on C++ attributes. In: Trustcom\/BigDataSE\/ISPA, 2015 IEEE, vol 3","key":"2101_CR17","DOI":"10.1109\/Trustcom.2015.624"},{"doi-asserted-by":"publisher","unstructured":"Wang Z, He B, Zhang W, Jiang S (2016) A performance analysis framework for optimizing OpenCL applications on FPGAs. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp 114\u2013125. doi:\n                    10.1109\/HPCA.2016.7446058","key":"2101_CR18","DOI":"10.1109\/HPCA.2016.7446058"},{"unstructured":"Xilinx Inc. Zynq-7000 all programmable soc. \n                    http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html","key":"2101_CR19"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-017-2101-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-017-2101-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-017-2101-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T20:38:55Z","timestamp":1568925535000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-017-2101-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,5]]},"references-count":19,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["2101"],"URL":"https:\/\/doi.org\/10.1007\/s11227-017-2101-z","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2017,7,5]]},"assertion":[{"value":"5 July 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}