{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T08:44:19Z","timestamp":1743756259082,"version":"3.37.3"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T00:00:00Z","timestamp":1522627200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"National Science Foundation of China Grant","award":["61472300"],"award-info":[{"award-number":["61472300"]}]},{"name":"National Science Foundation of China Grant","award":["61334003"],"award-info":[{"award-number":["61334003"]}]},{"name":"111 Project Grant","award":["B08038"],"award-info":[{"award-number":["B08038"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1007\/s11227-018-2339-0","type":"journal-article","created":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T01:52:49Z","timestamp":1522633969000},"page":"2916-2934","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A joint optimization method for NoC topology generation"],"prefix":"10.1007","volume":"74","author":[{"given":"Yonghui","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6409-2229","authenticated-orcid":false,"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nan","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yawen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haibo","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,2]]},"reference":[{"issue":"5","key":"2339_CR1","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1007\/s11241-015-9235-y","volume":"52","author":"Y Li","year":"2016","unstructured":"Li Y, Akesson B, Goossens K (2016) Architecture and analysis of a dynamically-scheduled real-time memory controller. Real-Time Syst 52(5):675\u2013729","journal-title":"Real-Time Syst"},{"key":"2339_CR2","doi-asserted-by":"publisher","unstructured":"Adyanthaya S, Ara H et al (2015) xCPS: a tool to explore cyber physical systems. In: Proceedings of the WESE'15: workshop on embedded and cyber-physical systems education, Amsterdam, Netherlands. \n                    https:\/\/doi.org\/10.1145\/2832920.2832923","DOI":"10.1145\/2832920.2832923"},{"issue":"4","key":"2339_CR3","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TETC.2014.2316503","volume":"2","author":"X Chen","year":"2014","unstructured":"Chen X et al (2014) Variation-aware layer assignment with hierarchical stochastic optimization on a multicore platform. IEEE Trans Emerg Top Comput 2(4):488\u2013500","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"2339_CR4","doi-asserted-by":"crossref","unstructured":"Deligiannidis L, Arabnia HR (2014) Parallel video processing techniques for surveillance applications. In: International Conference on Computational Science and Computational Intelligence (CSCI), pp 183\u2013189","DOI":"10.1109\/CSCI.2014.38"},{"key":"2339_CR5","unstructured":"Choche A, Arabnia HR (2011) A methodology to conceal QR codes for security applications. In: Proceedings of the International Conference on Information and Knowledge Engineering (IKE\u201911)"},{"key":"2339_CR6","doi-asserted-by":"crossref","unstructured":"Ding H, Gu H, Li B Du K (2012) Configuring algorithm for reconfigurable Network-on-Chip architecture. In: International Conference on Consumer Electronics, Communications and Networks (CECNet), pp 222\u2013225","DOI":"10.1109\/CECNet.2012.6201598"},{"issue":"5","key":"2339_CR7","doi-asserted-by":"publisher","first-page":"492","DOI":"10.1109\/LPT.2013.2243427","volume":"25","author":"R Ji","year":"2013","unstructured":"Ji R, Xu J, Yang L (2013) Five-port optical router based on microring switches for photonic networks-on-chip. IEEE Photon Technol Lett 25(5):492\u2013495","journal-title":"IEEE Photon Technol Lett"},{"issue":"4","key":"2339_CR8","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/TCAD.2012.2228739","volume":"32","author":"Y Ye","year":"2013","unstructured":"Ye Y, Xu J, Huang B et al (2013) 3-D mesh-based optical Network-on-Chip for multiprocessor system-on-chip. IEEE Trans Comput Aided Des Integr Circuits Syst 32(4):584\u2013596","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"2339_CR9","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1145\/2600072","volume":"10","author":"X Wu","year":"2014","unstructured":"Wu X, Xu J, Ye Y et al (2014) SUOR: sectioned undirectional optical ring for chip multiprocessor. ACM J Emerg Technol Comput Syst 10(4):228\u2013239","journal-title":"ACM J Emerg Technol Comput Syst"},{"issue":"3","key":"2339_CR10","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MDAT.2013.2288778","volume":"31","author":"T Majumder","year":"2014","unstructured":"Majumder T, Pande PP, Kalyanaraman A (2014) Wireless NoC platforms with dynamic task allocation for maximum likelihood phylogeny reconstruction. IEEE Des Test 31(3):54\u201364","journal-title":"IEEE Des Test"},{"issue":"2","key":"2339_CR11","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/MDAT.2014.2357397","volume":"32","author":"J Murray","year":"2015","unstructured":"Murray J, Tang N, Pande PP et al (2015) DVFS pruning for wireless NoC architectures. IEEE Des Test 32(2):29\u201338","journal-title":"IEEE Des Test"},{"key":"2339_CR12","doi-asserted-by":"crossref","unstructured":"Kulkarni VV, Lim WY, et al (2016) A 5.1\u00a0Gb\/s 60.3\u00a0fJ\/bit\/mm PVT tolerant NoC transceiver. In: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp 141\u2013144","DOI":"10.1109\/ASSCC.2016.7844155"},{"issue":"6","key":"2339_CR13","doi-asserted-by":"publisher","first-page":"832","DOI":"10.5573\/JSTS.2016.16.6.832","volume":"16","author":"C-L Li","year":"2016","unstructured":"Li C-L, Yoo J-C, Han TH (2016) Energy-efficient custom topology generation for link-failure-aware Network-on-Chip in voltage-frequency island regime. J Semicond Technol Sci 16(6):832\u2013841","journal-title":"J Semicond Technol Sci"},{"issue":"4","key":"2339_CR14","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/TVLSI.2012.2195688","volume":"21","author":"KSM Li","year":"2013","unstructured":"Li KSM (2013) CusNoC: fast full-chip custom NoC generation. IEEE Trans Very Large Scale Integr VLSI Syst 21(4):692\u2013705","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"2339_CR15","unstructured":"Yu B, Dong S, Chen S, Goto S (2010) Floorplanning and topology generation for application-specific Network-on-Chip. In: 15th Asia and South Pacific Design Automation Conference (ASP-DAC), pp 535\u2013540"},{"issue":"8","key":"2339_CR16","doi-asserted-by":"publisher","first-page":"3094","DOI":"10.1007\/s11227-015-1428-6","volume":"71","author":"Z Yu","year":"2015","unstructured":"Yu Z, Xiang D, Wang X (2015) Balancing virtual channel utilization for deadlock-free routing in torus networks. J Supercomput 71(8):3094\u20133115","journal-title":"J Supercomput"},{"key":"2339_CR17","unstructured":"Soohyun K, Pasricha S, Jeonghun C (2011) POSEIDON: a framework for application-specific Network-on-Chip synthesis for heterogeneous chip multiprocessors. In: Proceedings of 2011 12th International Symposium on Quality Electronic Design (ISQED), pp 1\u20137"},{"issue":"9","key":"2339_CR18","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1016\/j.sysarc.2015.07.014","volume":"61","author":"J Soumya","year":"2015","unstructured":"Soumya J, Kumar KN, Chattopadhyay S (2015) Integrated core selection and mapping for mesh based Network-on-Chip design with irregular core sizes. J Syst Archit 61(9):410\u2013422","journal-title":"J Syst Archit"},{"issue":"1","key":"2339_CR19","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/TETC.2016.2597546","volume":"5","author":"A Khoshkbarforoushha","year":"2017","unstructured":"Khoshkbarforoushha A, Ranjan R, Gaire R, Abbasnejad E, Wang L, Zomaya AY (2017) Distribution based workload modelling of continuous queries in clouds. IEEE Trans Emerg Top Comput 5(1):120\u2013133","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"10","key":"2339_CR20","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/TVLSI.2008.2004592","volume":"17","author":"V Dumitriu","year":"2009","unstructured":"Dumitriu V, Khan GN (2009) Throughput-oriented NoC topology generation and analysis for high performance SoCs. IEEE Trans Very Large Scale Integr VLSI Syst 17(10):1433\u20131446","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"5","key":"2339_CR21","doi-asserted-by":"publisher","first-page":"674","DOI":"10.1109\/TVLSI.2008.2011205","volume":"17","author":"G Leary","year":"2009","unstructured":"Leary G, Srinivasan K, Mehta K et al (2009) Design of Network-on-Chip architectures with a genetic algorithm-based technique. IEEE Trans Very Large Scale Integr (VLSI) Syst 17(5):674\u2013687","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"2339_CR22","doi-asserted-by":"crossref","unstructured":"Choudhary N, Gaur MS, Laxmi V et al (2011) GA based congestion aware topology generation for application specific NoC. In: Proceedings of 6th IEEE International Symposium in Electronic Design, Test and Application (DELTA), pp 93\u201398","DOI":"10.1109\/DELTA.2011.26"},{"key":"2339_CR23","doi-asserted-by":"crossref","unstructured":"Wang Z, Liu W, Xu J et al (2014) A systematic Network-on-Chip traffic modeling and generation methodology. In: Proceedings of 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp 675\u2013678","DOI":"10.1109\/APCCAS.2014.7032871"},{"issue":"7","key":"2339_CR24","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/TCAD.2006.888284","volume":"26","author":"S Murali","year":"2007","unstructured":"Murali S, Benini L, De Micheli G (2007) An application-specific design methodology for on-chip crossbar generation. IEEE Trans Comput Aided Des Integr Circuits Syst 26(7):1283\u20131296","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"9","key":"2339_CR25","doi-asserted-by":"publisher","first-page":"1495","DOI":"10.1109\/TCAD.2015.2413848","volume":"34","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ajabshir V, Mercanoglu O et al (2015) Fault-tolerant topology generation method for application-specific Network-on-Chips. IEEE Trans Comput Aided Des Integr Circuits Syst 34(9):1495\u20131508","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"2339_CR26","unstructured":"Murali S, Meloni P, Angiolini F et al (2006) Designing application-specific Networks on Chips with floorplan information. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp 355\u2013362"},{"key":"2339_CR27","doi-asserted-by":"crossref","unstructured":"Deniziak S, Tomaszewski R (2009) Contention-avoiding custom topology generation for Network-on-Chip. In: Proceedings of 12th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp 234\u2013237","DOI":"10.1109\/DDECS.2009.5012136"},{"key":"2339_CR28","doi-asserted-by":"crossref","unstructured":"Chan J, Parameswaran S (2008) NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks. In: Proceedings of Asia and South Pacific in Design Automation Conference (ASPDAC), pp 265\u2013270","DOI":"10.1109\/ASPDAC.2008.4483953"},{"key":"2339_CR29","doi-asserted-by":"crossref","unstructured":"Tino A, Khan GN (2011) Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures. In: Proceedings of Design, Automation and Test in Europe Conference & Exhibition (DATE), pp 1\u20136","DOI":"10.1109\/DATE.2011.5763084"},{"key":"2339_CR30","doi-asserted-by":"crossref","unstructured":"Wang K, Dong S (2014) Post-floorplanning power optimization for MSV-driven application specific NoC design. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp 994\u2013997","DOI":"10.1109\/ISCAS.2014.6865305"},{"key":"2339_CR31","unstructured":"Yu S, Ge F, Feng G et al (2013) A two-phase floorplanning approach for application-specific Network-on-Chip. In: Proceedings of IEEE 10th International Conference on ASIC, pp 1\u20134"},{"issue":"S1","key":"2339_CR32","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1016\/S1007-0214(07)70118-9","volume":"12","author":"J Hao","year":"2007","unstructured":"Hao J, Yin J, Zhang B (2007) Structural fault tolerance of scale-free networks. Tsinghua Sci Technol 12(S1):246\u2013249","journal-title":"Tsinghua Sci Technol"},{"key":"2339_CR33","doi-asserted-by":"crossref","unstructured":"Duraisamy K, Lu H, Pande P et al (2015) High performance and energy efficient wireless NoC-enabled multicore architecture for graph analytics. In: Proceedings of International Conference on Compilers, Architectures and Synthesis of Embedded Systems (CASES), pp 147\u2013156","DOI":"10.1109\/CASES.2015.7324555"},{"issue":"3","key":"2339_CR34","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/TC.2012.273","volume":"63","author":"SJ Hollis","year":"2014","unstructured":"Hollis SJ, Jackson C, Bogdan P et al (2014) Exploiting emergence in on-chip interconnects. IEEE Trans Comput 63(3):570\u2013582","journal-title":"IEEE Trans Comput"},{"key":"2339_CR35","doi-asserted-by":"crossref","unstructured":"Wan-Yu L, Jiang IHR (2008) Topology generation and floorplanning for low power application-specific Network-on-Chips. In: Proceedings of IEEE International Symposium on VLSI design, automation and test (VLSI-DAT), pp 283\u2013286","DOI":"10.1109\/VDAT.2008.4542468"},{"key":"2339_CR36","doi-asserted-by":"crossref","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of Design Automation Conference, pp 684\u2013689","DOI":"10.1109\/DAC.2001.935594"},{"issue":"2","key":"2339_CR37","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1016\/j.fss.2004.03.028","volume":"150","author":"F Crespo","year":"2005","unstructured":"Crespo F, Weber R (2005) A methodology for dynamic data mining based on fuzzy clustering. Fuzzy Sets Syst 150(2):267\u2013284","journal-title":"Fuzzy Sets Syst"},{"issue":"5439","key":"2339_CR38","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1126\/science.286.5439.509","volume":"286","author":"B Albert-laszlo","year":"1999","unstructured":"Albert-laszlo B, Reka A (1999) Emergence of scaling in random networks. Science 286(5439):509\u2013512","journal-title":"Science"},{"key":"2339_CR39","unstructured":"Park S, Qazi M, Peh L-S et al (2013) 40.4\u00a0fJ\/bit\/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45\u00a0nm SOI CMOS. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 1637\u20131642"},{"issue":"2","key":"2339_CR40","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"DJ Bertozzi","year":"2005","unstructured":"Bertozzi DJ, Srinivasan A, Tamhankar M, Stergiou R, Benini S, De Micheli LG (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip\u201d. IEEE Trans Parallel Distrib Syst 16(2):113\u2013129","journal-title":"IEEE Trans Parallel Distrib Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-018-2339-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-018-2339-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-018-2339-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T19:09:12Z","timestamp":1554145752000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-018-2339-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,2]]},"references-count":40,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2018,7]]}},"alternative-id":["2339"],"URL":"https:\/\/doi.org\/10.1007\/s11227-018-2339-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2018,4,2]]},"assertion":[{"value":"2 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}