{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:36:40Z","timestamp":1771702600127,"version":"3.50.1"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2018,8,2]],"date-time":"2018-08-02T00:00:00Z","timestamp":1533168000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1007\/s11227-018-2515-2","type":"journal-article","created":{"date-parts":[[2018,8,2]],"date-time":"2018-08-02T15:31:59Z","timestamp":1533223919000},"page":"6102-6125","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Reliable congestion-aware path prediction mechanism in 2D NoCs based on EFuNN"],"prefix":"10.1007","volume":"74","author":[{"given":"Maryam","family":"Rezaei-Ravari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4945-4551","authenticated-orcid":false,"given":"Vahid","family":"Sattari-Naeini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,8,2]]},"reference":[{"key":"2515_CR1","unstructured":"Hemani A, Jantsch A, Kumar S, Postula A, Oberg J, Millberg M, Lindqvist D (2000) Network on chip: An architecture for billion transistor era. In: Proceeding of the IEEE NorChip Conference, p 11"},{"key":"2515_CR2","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings OF Design Automation Conference, IEEE, pp 684\u2013689"},{"key":"2515_CR3","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. Comput IEEE Comput Soc 35:70\u201378","journal-title":"Comput IEEE Comput Soc"},{"key":"2515_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/b105353","volume-title":"Networks on chip","author":"A Jantsch","year":"2003","unstructured":"Jantsch A, Tenhunen H (2003) Networks on chip, vol 396. Springer, Berlin"},{"issue":"1","key":"2515_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. ACM Comput Surv (CSUR) 38(1):1","journal-title":"ACM Comput Surv (CSUR)"},{"key":"2515_CR6","doi-asserted-by":"crossref","unstructured":"Murali S, De Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, IEEE, pp 896\u2013901","DOI":"10.1109\/DATE.2004.1269002"},{"issue":"4","key":"2515_CR7","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J Hu","year":"2005","unstructured":"Hu J, Marculescu R (2005) Energy-and performance-aware mapping for regular NoC architectures. IEEE Trans Comput Aided Des Integr Circ Syst 24(4):551\u2013562","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"2515_CR8","doi-asserted-by":"crossref","unstructured":"Gabis AB, Bomel P, Sevaux M (2018) Bi-objective cost function for adaptive routing in network-on-chip. In: IEEE Transactions on Multi-Scale Computing Systems","DOI":"10.1109\/TMSCS.2018.2810223"},{"key":"2515_CR9","unstructured":"Alonso MG, Cardo JF (2016) PROSA: protocol-driven NoC architecture. In: 2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), IEEE, pp 1\u20138"},{"key":"2515_CR10","doi-asserted-by":"crossref","unstructured":"Monemi A, Ooi CY, Palesi M, Marsono MN (2016) Low latency network-on-chip router using static straight allocator. In: 2016 3rd International Conference on Information Technology, Computer, and Electrical Engineering (ICITACEE), IEEE, pp 2\u20139","DOI":"10.1109\/ICITACEE.2016.7892399"},{"issue":"11","key":"2515_CR11","doi-asserted-by":"publisher","first-page":"1047","DOI":"10.1007\/s00500-005-0042-6","volume":"10","author":"A Chandramohan","year":"2006","unstructured":"Chandramohan A, Rao M, Arumugam MS (2006) Two new and useful defuzzification methods based on root mean square value. Soft Comput 10(11):1047\u20131059","journal-title":"Soft Comput"},{"key":"2515_CR12","volume-title":"Neural network design","author":"HB Demuth","year":"2014","unstructured":"Demuth HB, Beale MH, De Jess O, Hagan MT (2014) Neural network design. Martin Hagan, Boston"},{"issue":"4","key":"2515_CR13","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1049\/ip-cta:19960392","volume":"143","author":"DA Linkens","year":"1996","unstructured":"Linkens DA, Nyongesa HO (1996) Learning systems in intelligent control: an appraisal of fuzzy, neural and genetic algorithm control applications. IEE Proc Control Theory Appl 143(4):367\u2013386","journal-title":"IEE Proc Control Theory Appl"},{"issue":"6","key":"2515_CR14","doi-asserted-by":"publisher","first-page":"902","DOI":"10.1109\/3477.969494","volume":"31","author":"N Kasabov","year":"2001","unstructured":"Kasabov N (2001) Evolving fuzzy neural networks for supervised\/unsupervised online knowledge-based learning. IEEE Trans Syst Man Cybern Part B (Cybern) 31(6):902\u2013918","journal-title":"IEEE Trans Syst Man Cybern Part B (Cybern)"},{"issue":"3","key":"2515_CR15","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1109\/21.256541","volume":"23","author":"J-S Jang","year":"1993","unstructured":"Jang J-S (1993) ANFIS: adaptive-network-based fuzzy inference system. IEEE Trans Syst Man Cybern 23(3):665\u2013685","journal-title":"IEEE Trans Syst Man Cybern"},{"key":"2515_CR16","doi-asserted-by":"crossref","unstructured":"Li M, Zeng Q-A, Jone W-B (2006) DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. In: Proceedings of the 43rd Annual Design Automation Conference, ACM, pp 849\u2013852","DOI":"10.1145\/1146909.1147125"},{"key":"2515_CR17","doi-asserted-by":"crossref","unstructured":"Farahnakian F, Ebrahimi M, Daneshtalab M, Plosila J, Liljeberg P (2012) Optimized Q-learning model for distributing traffic in on-chip networks. In: 2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA), IEEE, pp 1\u20138","DOI":"10.1109\/NESEA.2012.6474016"},{"issue":"7","key":"2515_CR18","doi-asserted-by":"publisher","first-page":"516","DOI":"10.1016\/j.sysarc.2013.03.006","volume":"59","author":"M Ebrahimi","year":"2013","unstructured":"Ebrahimi M, Tenhunen H, Dehyadegari M (2013) Fuzzy-based adaptive routing algorithm for networks-on-chip. J Syst Architect 59(7):516\u2013527","journal-title":"J Syst Architect"},{"key":"2515_CR19","doi-asserted-by":"crossref","unstructured":"Kinsy MA, Khadka S, Isakov M (2017) PreNoc: neural network based predictive routing for network-on-chip architectures. In: Proceedings of the on Great Lakes Symposium on VLSI 2017, ACM, pp 65\u201370","DOI":"10.1145\/3060403.3060406"},{"key":"2515_CR20","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2004","unstructured":"Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Elsevier, Amsterdam"},{"issue":"2","key":"2515_CR21","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1145\/146628.140384","volume":"20","author":"CJ Glass","year":"1992","unstructured":"Glass CJ, Ni LM (1992) The turn model for adaptive routing. ACM SIGARCH Comput Archit News 20(2):278\u2013287","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"7","key":"2515_CR22","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/71.877831","volume":"11","author":"G-M Chiu","year":"2000","unstructured":"Chiu G-M (2000) The odd-even turn model for adaptive routing. IEEE Trans Parallel Distrib Syst 11(7):729\u2013738","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2515_CR23","doi-asserted-by":"crossref","unstructured":"Hu J, Marculescu R (2004) DyAD: smart routing for networks-on-chip. In: Proceedings of the 41st Annual Design Automation Conference, ACM, pp 260\u2013263","DOI":"10.1145\/996566.996638"},{"key":"2515_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2017.04.002","volume":"64","author":"L Liu","year":"2017","unstructured":"Liu L, Zhu Z, Zhou D, Yang Y (2017) A fair arbitration for network-on-chip routing with odd-even turn model. Microelectron J 64:1\u20138","journal-title":"Microelectron J"},{"key":"2515_CR25","doi-asserted-by":"crossref","unstructured":"Gratz P, Grot B, Keckler SW (2008) Regional congestion awareness for load balance in networks-on-chip. In: IEEE 14th International Symposium on High Performance Computer Architecture, HPCA 2008, IEEE, pp 203\u2013214","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"2515_CR26","doi-asserted-by":"crossref","unstructured":"Ma S, Enright Jerger N, Wang Z (2011) DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In: ACM SIGARCH Computer Architecture News, vol 3, ACM, pp 413\u2013424","DOI":"10.1145\/2024723.2000113"},{"issue":"2","key":"2515_CR27","doi-asserted-by":"publisher","first-page":"567","DOI":"10.1007\/s11227-015-1583-9","volume":"72","author":"J Yan","year":"2016","unstructured":"Yan J (2016) Enhanced global congestion awareness (EGCA) for load balance in networks-on-chip. J Supercomput 72(2):567\u2013587","journal-title":"J Supercomput"},{"issue":"8","key":"2515_CR28","doi-asserted-by":"publisher","first-page":"1103","DOI":"10.1016\/j.mejo.2014.05.008","volume":"45","author":"H Shu","year":"2014","unstructured":"Shu H, P-j Ma, Shi J-y XuZ, L-a Yang (2014) SRNoC: a novel high performance shared-resource routing scheme for network-on-chip. Microelectron J 45(8):1103\u20131117","journal-title":"Microelectron J"},{"key":"2515_CR29","doi-asserted-by":"crossref","unstructured":"Zhang Z, Greiner A, Taktak S (2008) A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip. In: Proceedings of the 45th Annual Design Automation Conference, ACM, pp 441\u2013446","DOI":"10.1145\/1391469.1391584"},{"issue":"3","key":"2515_CR30","doi-asserted-by":"publisher","first-page":"838","DOI":"10.1109\/TPDS.2016.2588482","volume":"28","author":"Y-Y Chen","year":"2017","unstructured":"Chen Y-Y, Chang E-J, Hsin H-K, Chen K-CJ, Wu A-YA (2017) Path-diversity-aware fault-tolerant routing algorithm for network-on-chip systems. IEEE Trans Parallel Distrib Syst 28(3):838\u2013849","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2515_CR31","unstructured":"Xie R, Cai J, Wang P (2016) RFRA: reconfigurable and fault-tolerant routing algorithm without virtual channels for 2D network-on-chip. In: 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), IEEE, pp 1615\u20131617"},{"key":"2515_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.ins.2013.08.037","volume":"261","author":"X Xu","year":"2014","unstructured":"Xu X, Zuo L, Huang Z (2014) Reinforcement learning algorithms with function approximation: recent advances and applications. Inf Sci 261:1\u201331","journal-title":"Inf Sci"},{"issue":"3","key":"2515_CR33","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1007\/bf00992698","volume":"8","author":"CJCH Watkins","year":"1992","unstructured":"Watkins CJCH, Dayan P (1992) Q-learning. Mach Learn 8(3):279\u2013292. https:\/\/doi.org\/10.1007\/bf00992698","journal-title":"Mach Learn"},{"key":"2515_CR34","unstructured":"Boyan JA, Littman ML (1994) Packet routing in dynamically changing networks: a reinforcement learning approach. In: Advances in Neural Information Processing Systems, pp 671\u2013678"},{"key":"2515_CR35","doi-asserted-by":"crossref","unstructured":"Puthal MK, Singh V, Gaur MS, Laxmi V (2011) C-routing: an adaptive hierarchical NoC routing methodology. In: 2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC), IEEE, pp 392\u2013397","DOI":"10.1109\/VLSISoC.2011.6081616"},{"issue":"1","key":"2515_CR36","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1016\/j.micpro.2013.11.008","volume":"38","author":"F Farahnakian","year":"2014","unstructured":"Farahnakian F, Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J (2014) Bi-LCQ: a low-weight clustering-based Q-learning approach for NoCs. Microprocess Microsyst 38(1):64\u201375","journal-title":"Microprocess Microsyst"},{"key":"2515_CR37","doi-asserted-by":"crossref","unstructured":"Ascia G, Palesi M, Catania V (2013) An adaptive output selection function based on a fuzzy rule base system for network on chip. In: 2013 Euromicro Conference on Digital System Design (DSD), IEEE, pp 505\u2013512","DOI":"10.1109\/DSD.2013.60"},{"key":"2515_CR38","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1016\/j.micpro.2017.05.008","volume":"52","author":"K Tatas","year":"2017","unstructured":"Tatas K, Chrysostomou C (2017) Hardware implementation of dynamic fuzzy logic based routing in network-on-chip. Microprocess Microsyst 52:80\u201388","journal-title":"Microprocess Microsyst"},{"key":"2515_CR39","doi-asserted-by":"crossref","unstructured":"Kasabov N, Woodford B (1999) Rule insertion and rule extraction from evolving fuzzy neural networks: algorithms and applications for building adaptive, intelligent expert systems. In: Proceedings of the FUZZ-IEEE, pp 1406\u20131411","DOI":"10.1109\/FUZZY.1999.790109"},{"key":"2515_CR40","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1007\/3-540-45720-8_30","volume-title":"Connectionist Models of Neurons, Learning Processes, and Artificial Intelligence","author":"Ajith Abraham","year":"2001","unstructured":"Abraham A (2001) Neuro fuzzy systems: state-of-the-art modeling techniques. In: Connectionist Models of Neurons, Learning Processes, and Artificial Intelligence, pp 269\u2013276"},{"key":"2515_CR41","first-page":"4","volume":"112","author":"EB Kumar","year":"2015","unstructured":"Kumar EB, Sundaresan M (2015) Fuzzy inference system based edge detection using fuzzy membership functions. Int J Comput Appl 112:4","journal-title":"Int J Comput Appl"},{"key":"2515_CR42","volume-title":"Neural and adaptive systems: fundamentals through simulations","author":"JC Principe","year":"2000","unstructured":"Principe JC, Euliano NR, Lefebvre WC (2000) Neural and adaptive systems: fundamentals through simulations, vol 672. Wiley, New York"},{"key":"2515_CR43","doi-asserted-by":"publisher","unstructured":"Tedesco L, Mello A, Garibotti D, Calazans N, Moraes F (2005) Traffic generation and performance evaluation for mesh-based NoCs. In: 2005 18th Symposium on Integrated Circuits and Systems Design, 4\u20137 Sept 2005, pp 184\u2013189. https:\/\/doi.org\/10.1109\/sbcci.2005.4286854","DOI":"10.1109\/sbcci.2005.4286854"},{"key":"2515_CR44","doi-asserted-by":"crossref","unstructured":"Ben-Itzhak Y, Zahavi E, Cidon I, Kolodny A (2012) HNOCS: modular open-source simulator for heterogeneous NoCs. In: 2012 International Conference on Embedded Computer Systems (SAMOS), IEEE, pp 51\u201357","DOI":"10.1109\/SAMOS.2012.6404157"},{"issue":"4","key":"2515_CR45","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/13.804561","volume":"42","author":"A Varga","year":"1999","unstructured":"Varga A (1999) Using the OMNeT++ discrete event simulation system in education. IEEE Trans Educ 42(4):11","journal-title":"IEEE Trans Educ"},{"issue":"6","key":"2515_CR46","doi-asserted-by":"publisher","first-page":"1053","DOI":"10.1109\/TVLSI.2012.2204909","volume":"21","author":"C Feng","year":"2013","unstructured":"Feng C, Lu Z, Jantsch A, Zhang M, Xing Z (2013) Addressing transient and permanent faults in NoC with efficient fault-tolerant deflection router. IEEE Trans Very Large Scale Integr VLSI Syst 21(6):1053\u20131066. https:\/\/doi.org\/10.1109\/TVLSI.2012.2204909","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"6","key":"2515_CR47","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1016\/j.micpro.2015.06.002","volume":"39","author":"J Liu","year":"2015","unstructured":"Liu J, Harkin J, Li Y, Maguire L (2015) Low cost fault-tolerant routing algorithm for networks-on-chip. Microprocess Microsyst 39(6):358\u2013372","journal-title":"Microprocess Microsyst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-018-2515-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-018-2515-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-018-2515-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T05:25:28Z","timestamp":1751779528000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-018-2515-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,2]]},"references-count":47,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018,11]]}},"alternative-id":["2515"],"URL":"https:\/\/doi.org\/10.1007\/s11227-018-2515-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8,2]]},"assertion":[{"value":"2 August 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}