{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:38:47Z","timestamp":1740123527123,"version":"3.37.3"},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T00:00:00Z","timestamp":1550620800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202076"],"award-info":[{"award-number":["61202076"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1007\/s11227-019-02763-3","type":"journal-article","created":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T15:03:26Z","timestamp":1550675006000},"page":"4519-4528","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Miss-aware LLC buffer management strategy based on heterogeneous multi-core"],"prefix":"10.1007","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4542-8727","authenticated-orcid":false,"given":"Juan","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xibei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shijian","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeqing","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,2,20]]},"reference":[{"key":"2763_CR1","unstructured":"Le TT, Ning R, Zhao D, Wu H, Bayoumi M (2017) Optimizing the heterogeneous network on-chip design in manycore architectures. In: 2017 30th IEEE International System-on-Chip Conference (SOCC), pp 184\u2013189"},{"issue":"2","key":"2763_CR2","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1007\/s11227-014-1092-2","volume":"69","author":"L Zhang","year":"2014","unstructured":"Zhang L, Liu Y, Wang R, Qian D (2014) Lightweight dynamic partitioning for last-level cache of multicore processor on real system. J Supercomput 69(2):547\u2013560","journal-title":"J Supercomput"},{"issue":"3","key":"2763_CR3","doi-asserted-by":"publisher","first-page":"1302","DOI":"10.1007\/s11227-014-1088-y","volume":"68","author":"NT Mahmood","year":"2014","unstructured":"Mahmood NT, Hamid SA (2014) Adaptive prefetching using global history buffer in multicore processors. J Supercomput 68(3):1302\u20131320","journal-title":"J Supercomput"},{"key":"2763_CR4","doi-asserted-by":"crossref","unstructured":"Li S, Meng J, Yu L, Ma J, Chen T, Wu M (2015) Buffer filter: a last-level cache management policy for CPU-GPGPU heterogeneous system. In: IEEE International Conference on High Performance Computing and Communications IEEE, pp 266\u2013271","DOI":"10.1109\/HPCC-CSS-ICESS.2015.290"},{"key":"2763_CR5","doi-asserted-by":"crossref","unstructured":"Fang J, Hao X, Fan Q, Chang Z, Song S (2017) Improving the performance of heterogeneous multi-core processors by modifying the cache coherence protocol. In: International Conference on Materials Science AIP Publishing LLC, pp 1\u201329","DOI":"10.1063\/1.4982549"},{"key":"2763_CR6","doi-asserted-by":"crossref","unstructured":"Ausavarungnirun R, Chang K, Subramanian L, Loh GH, Mutlu O (2012) Staged memory scheduling: achieving high performance and scalability in heterogeneous systems. In: International Symposium on Computer Architecture ACM, pp 416\u2013427","DOI":"10.1145\/2366231.2337207"},{"issue":"10","key":"2763_CR7","doi-asserted-by":"publisher","first-page":"1364","DOI":"10.1016\/j.sysarc.2013.08.012","volume":"59","author":"\u00c7 Co\u015fkun","year":"2013","unstructured":"Co\u015fkun \u00c7, C\u00fcneyt FB (2013) Energy and buffer aware application mapping for networks-on-chip with self similar traffic. J Syst Archit 59(10):1364\u20131374","journal-title":"J Syst Archit"},{"key":"2763_CR8","doi-asserted-by":"crossref","unstructured":"Ausavarungnirun R, Ghose S, Kayiran O, Loh GH, Das CR, Kandemir MT, Multu O (2015) Exploiting inter-warp heterogeneity to improve GPGPU performance. In: International Conference on Parallel Architecture and Compilation IEEE, pp 25\u201338","DOI":"10.1109\/PACT.2015.38"},{"key":"2763_CR9","doi-asserted-by":"crossref","unstructured":"Yu L, Chen T, Wu M, Liu L (2014) Buffer on last level cache for CPU and GPGPU data sharing. In: 2014 IEEE International Conference on High Performance Computing and Communications, pp 417\u2013420","DOI":"10.1109\/HPCC.2014.71"},{"issue":"2","key":"2763_CR10","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/MCSE.2012.23","volume":"14","author":"A Heinecke","year":"2012","unstructured":"Heinecke A, Klemm M, Bungartz HJ (2012) From GPGPU to many-core: Nvidia fermi and intel many integrated core architecture. Comput Sci Eng 14(2):78\u201383","journal-title":"Comput Sci Eng"},{"key":"2763_CR11","doi-asserted-by":"crossref","unstructured":"Lee J, Kim H (2012) TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture. In: IEEE International Symposium on High-Performance Comp Architecture, pp 1\u201312","DOI":"10.1109\/HPCA.2012.6168947"},{"issue":"1","key":"2763_CR12","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/LCA.2014.2299539","volume":"14","author":"J Power","year":"2015","unstructured":"Power J, Hestness J, Orr MS, Hill MD, Wood DA (2015) gem5-gpu: A Heterogeneous CPU-GPU Simulator. IEEE Comput Archit Lett 14(1):34\u201336","journal-title":"IEEE Comput Archit Lett"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-02763-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02763-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02763-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,19]],"date-time":"2020-02-19T19:10:21Z","timestamp":1582139421000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-02763-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,20]]},"references-count":12,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2019,8]]}},"alternative-id":["2763"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-02763-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2019,2,20]]},"assertion":[{"value":"20 February 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}