{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:38:16Z","timestamp":1740123496437,"version":"3.37.3"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2019,4,24]],"date-time":"2019-04-24T00:00:00Z","timestamp":1556064000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s11227-019-02858-x","type":"journal-article","created":{"date-parts":[[2019,4,24]],"date-time":"2019-04-24T15:14:07Z","timestamp":1556118847000},"page":"6542-6573","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FOS: a low-power cache organization for multicores"],"prefix":"10.1007","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7739-7283","authenticated-orcid":false,"given":"Jos\u00e9","family":"Puche","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda Engracia","family":"G\u00f3mez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,4,24]]},"reference":[{"doi-asserted-by":"publisher","unstructured":"Awasthi M, Sudan K, Balasubramonian R, Carter J (2009) Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches. In: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp 250\u2013261. \n                    https:\/\/doi.org\/10.1109\/HPCA.2009.4798260","key":"2858_CR1","DOI":"10.1109\/HPCA.2009.4798260"},{"unstructured":"Baer J, Low D, Crowley P, Sidhwaney N (2003) Memory hierarchy design for a multiprocessor look-up engine. In: 12th International Conference on Parallel Architectures and Compilation Techniques (PACT 2003)","key":"2858_CR2"},{"issue":"3s","key":"2858_CR3","doi-asserted-by":"publisher","first-page":"116:1","DOI":"10.1145\/2567940","volume":"13","author":"S Bahirat","year":"2014","unstructured":"Bahirat S, Pasricha S (2014) Meteor: hybrid photonic ring-mesh network-on-chip for multicore architectures. ACM Trans Embed Comput Syst 13(3s):116:1\u2013116:33. \n                    https:\/\/doi.org\/10.1145\/2567940","journal-title":"ACM Trans Embed Comput Syst"},{"doi-asserted-by":"publisher","unstructured":"Bartolini S, Grani P (2012) A simple on-chip optical interconnection for improving performance of coherency traffic in CMPS. In: 15th Euromicro Conference on Digital System Design, pp 312\u2013318. \n                    https:\/\/doi.org\/10.1109\/DSD.2012.13","key":"2858_CR4","DOI":"10.1109\/DSD.2012.13"},{"doi-asserted-by":"publisher","unstructured":"Beckmann BM, Marty MR, Wood DA (2006) ASR: adaptive selective replication for CMP caches. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 39. IEEE Computer Society, Washington, DC, USA, pp 443\u2013454. \n                    https:\/\/doi.org\/10.1109\/MICRO.2006.10","key":"2858_CR5","DOI":"10.1109\/MICRO.2006.10"},{"doi-asserted-by":"publisher","unstructured":"Beckmann N, Sanchez D (2013) Jigsaw: scalable software-defined caches. In: Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913. IEEE Press, Piscataway, NJ, USA, pp 213\u2013224. \n                    https:\/\/doi.org\/10.1109\/PACT.2013.6618818","key":"2858_CR6","DOI":"10.1109\/PACT.2013.6618818"},{"key":"2858_CR7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9335-9","volume-title":"Photonic network-on-chip design","author":"K Bergman","year":"2014","unstructured":"Bergman K, Carloni LP, Bibermani AC, Hendry G (2014) Photonic network-on-chip design, vol 68. Springer, New York"},{"doi-asserted-by":"publisher","unstructured":"Chang J, Sohi GS (2006) Cooperative caching for chip multiprocessors. In: Proceedings 33rd Annual International Symposium on Computer Architecture, pp 264\u2013276. \n                    https:\/\/doi.org\/10.1109\/ISCA.2006.17","key":"2858_CR8","DOI":"10.1109\/ISCA.2006.17"},{"doi-asserted-by":"crossref","unstructured":"Chen G, Chen H, Haurylau M, Nelson N, Fauchet PM, Friedman EG, Albonesi D (2005) Predictions of CMOS compatible on-chip optical interconnect. In: Proceedings of International Workshop on System Level Interconnect Prediction, SLIP \u201905, pp 13\u201320","key":"2858_CR9","DOI":"10.1145\/1053355.1053360"},{"issue":"2","key":"2858_CR10","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1145\/1080695.1070001","volume":"33","author":"Z Chishti","year":"2005","unstructured":"Chishti Z, Powell MD, Vijaykumar TN (2005) Optimizing replication, communication, and capacity allocation in cmps. SIGARCH Comput Archit News 33(2):357\u2013368. \n                    https:\/\/doi.org\/10.1145\/1080695.1070001","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","unstructured":"Cho S, Jin L (2006) Managing distributed, shared l2 caches through os-level page allocation. In: 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201906), pp 455\u2013468. \n                    https:\/\/doi.org\/10.1109\/MICRO.2006.31","key":"2858_CR11","DOI":"10.1109\/MICRO.2006.31"},{"doi-asserted-by":"publisher","unstructured":"Cianchetti MJ, Kerekes JC, Albonesi DH (2009) Phastlane: a rapid transit optical routing network. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ISCA\u201909, pp 441\u2013450. \n                    https:\/\/doi.org\/10.1145\/1555754.1555809","key":"2858_CR12","DOI":"10.1145\/1555754.1555809"},{"doi-asserted-by":"publisher","unstructured":"Demir Y, Hardavellas N (2015) Parka: thermally insulated nanophotonic interconnects. In: NOCS \u201915, pp 1:1\u20131:8. \n                    https:\/\/doi.org\/10.1145\/2786572.2786597","key":"2858_CR13","DOI":"10.1145\/2786572.2786597"},{"doi-asserted-by":"publisher","unstructured":"Duan GH, Fedeli JM, Keyvaninia S, Thomson D (2012) 10 gb\/s integrated tunable hybrid iii-v\/si laser and silicon mach-zehnder modulator. In: European Conference and Exhibition on Optical Communication. \n                    https:\/\/doi.org\/10.1364\/ECEOC.2012.Tu.4.E.2","key":"2858_CR14","DOI":"10.1364\/ECEOC.2012.Tu.4.E.2"},{"doi-asserted-by":"publisher","unstructured":"Dybdahl H, Stenstrom P (2007) An adaptive shared\/private NUCA cache partitioning scheme for chip multiprocessors. In: 2007 IEEE 13th International Symposium on High Performance Computer Architecture, pp 2\u201312. \n                    https:\/\/doi.org\/10.1109\/HPCA.2007.346180","key":"2858_CR15","DOI":"10.1109\/HPCA.2007.346180"},{"issue":"15","key":"2858_CR16","doi-asserted-by":"publisher","first-page":"2530","DOI":"10.1002\/cpe.3332","volume":"26","author":"A Garc\u00eda","year":"2014","unstructured":"Garc\u00eda A, Fern\u00e1ndez R, Garca JM, Bartolini S (2014) Managing resources dynamically in hybrid photonic-electronic networks-on-chip. Concurr Comput Pract Exp 26(15):2530\u20132550. \n                    https:\/\/doi.org\/10.1002\/cpe.3332","journal-title":"Concurr Comput Pract Exp"},{"issue":"3","key":"2858_CR17","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1145\/1555815.1555779","volume":"37","author":"N Hardavellas","year":"2009","unstructured":"Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2009) Reactive NUCA: near-optimal block placement and replication in distributed caches. SIGARCH Comput Archit News 37(3):184\u2013195. \n                    https:\/\/doi.org\/10.1145\/1555815.1555779","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","unstructured":"Herrero E, Gonz\u00e1lez J, Canal R (2008) Distributed cooperative caching. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT \u201908, pp 134\u2013143. \n                    https:\/\/doi.org\/10.1145\/1454115.1454136","key":"2858_CR18","DOI":"10.1145\/1454115.1454136"},{"doi-asserted-by":"publisher","unstructured":"Herrero E, Gonz\u00e1lez J, Canal R (2010) Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors. In: Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA \u201910, pp 419\u2013428. \n                    https:\/\/doi.org\/10.1145\/1815961.1816018","key":"2858_CR19","DOI":"10.1145\/1815961.1816018"},{"doi-asserted-by":"publisher","unstructured":"Huh J, Kim C, Shafi H, Zhang L, Burger D, Keckler SW (2005) A NUCA substrate for flexible CMP cache sharing. In: Proceedings of the 19th Annual International Conference on Supercomputing, ICS \u201905. ACM, pp 31\u201340. \n                    https:\/\/doi.org\/10.1145\/1088149.1088154","key":"2858_CR20","DOI":"10.1145\/1088149.1088154"},{"unstructured":"Kahng AB, Li B, Peh LS, Samadi K (2009) Orion 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: DATE. European Design and Automation Association, pp 423\u2013428","key":"2858_CR21"},{"doi-asserted-by":"crossref","unstructured":"Kaxiras S, Hu Z, Martonosi M (2001) Cache decay: exploiting generational behavior to reduce cache leakage power. In: Proceedings of the 28th Annual International Symposium on Computer Architecture, ISCA\u201901, pp 240\u2013251","key":"2858_CR22","DOI":"10.1145\/379240.379268"},{"unstructured":"Kim S, Chandra D, Solihin D (2004) Fair cache sharing and partitioning in a chip multiprocessor architecture. In: PACT, pp 111\u2013122","key":"2858_CR23"},{"doi-asserted-by":"publisher","unstructured":"Merino J, Puente V, Gregorio JA (2010) ESP-NUCA: a low-cost adaptive non-uniform cache architecture. In: HPCA-16 2010 the Sixteenth International Symposium on High-performance Computer Architecture, pp 1\u201310. \n                    https:\/\/doi.org\/10.1109\/HPCA.2010.5416641","key":"2858_CR24","DOI":"10.1109\/HPCA.2010.5416641"},{"doi-asserted-by":"publisher","unstructured":"Morris R, Kodi AK, Louri A (2012) Dynamic reconfiguration of 3d photonic networks-on-chip for maximizing performance and improving fault tolerance. In: 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, pp 282\u2013293. \n                    https:\/\/doi.org\/10.1109\/MICRO.2012.34","key":"2858_CR25","DOI":"10.1109\/MICRO.2012.34"},{"unstructured":"Muralimanohar N, Balasubramonian R, Jouppi NP (2009) Cacti 6.0: a tool to model large caches. In: HP Laboratories","key":"2858_CR26"},{"doi-asserted-by":"crossref","unstructured":"Pang J, Dwyer C, Lebeck AR (2013) Exploiting emerging technologies for nanoscale photonic networks-on-chip. In: Proceedings of 6th International Workshop on NoC Architectures, NoCArc \u201913, pp 53\u201358","key":"2858_CR27","DOI":"10.1145\/2536522.2536525"},{"doi-asserted-by":"crossref","unstructured":"Petit S, Sahuquillo J, Such JM, Kaeli DR (2005) Exploiting temporal locality in drowsy cache policies. In: Proceedings of the Second Conference on Computing Frontiers, Ischia, Italy, 4\u20136 May 2005, pp 371\u2013377","key":"2858_CR28","DOI":"10.1145\/1062261.1062321"},{"doi-asserted-by":"publisher","unstructured":"Pons L, Selfa V, Sahuquillo J, Petit S, Pons J (2018) Improving system turnaround time with intel CAT by identifying LLC critical applications. In: Euro-Par 2018\u2014Parallel Processing\u201424th International Conference on Parallel and Distributed Computing, Turin, Italy, 27\u201331 Aug 2018, Proceedings, pp 603\u2013615. \n                    https:\/\/doi.org\/10.1007\/978-3-319-96983-1_43","key":"2858_CR29","DOI":"10.1007\/978-3-319-96983-1_43"},{"doi-asserted-by":"crossref","unstructured":"Qureshi M, Patt Y (2006) Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: MICRO, pp 423\u2013432","key":"2858_CR30","DOI":"10.1109\/MICRO.2006.49"},{"doi-asserted-by":"publisher","unstructured":"Rivers JA, Tam ES, Tyson GS, Davidson ES, Farrens MK (1998) Utilizing reuse information in data cache management. In: Proceedings of the 12th International Conference on Supercomputing, ICS 1998, Melbourne, Australia, 13\u201317 July 1998, pp 449\u2013456. \n                    https:\/\/doi.org\/10.1145\/277830.277941","key":"2858_CR31","DOI":"10.1145\/277830.277941"},{"key":"2858_CR32","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/L-CA.2011.4","volume":"10","author":"P Rosenfeld","year":"2011","unstructured":"Rosenfeld P, Cooper-Balis E, Jacob B (2011) Dramsim2: a cycle accurate memory system simulator. IEEE Comput Archit Lett 10:16\u201319. \n                    https:\/\/doi.org\/10.1109\/L-CA.2011.4","journal-title":"IEEE Comput Archit Lett"},{"doi-asserted-by":"publisher","unstructured":"Sahuquillo J, Pont A (1999) The filter cache: a run-time cache management approach1. In: 25th EUROMICRO \u201999 Conference, Informatics: Theory and Practice for the New Millenium, 8\u201310 Sept 1999, Milan, Italy, pp 1424\u20131431. \n                    https:\/\/doi.org\/10.1109\/EURMIC.1999.794504","key":"2858_CR33","DOI":"10.1109\/EURMIC.1999.794504"},{"issue":"3","key":"2858_CR34","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/4434.865890","volume":"8","author":"J Sahuquillo","year":"2000","unstructured":"Sahuquillo J, Pont A (2000) Splitting the data cache: a survey. IEEE Concurr 8(3):30\u201335. \n                    https:\/\/doi.org\/10.1109\/4434.865890","journal-title":"IEEE Concurr"},{"doi-asserted-by":"publisher","unstructured":"Selfa V, Sahuquillo J, Eeckhout L, Petit S, G\u00f3mez ME (2017) Application clustering policies to address system fairness with intel\u2019s cache allocation technology. In: 26th International Conference on Parallel Architectures and Compilation Techniques, PACT 2017, Portland, OR, USA, 9\u201313 Sept 2017, pp 194\u2013205. \n                    https:\/\/doi.org\/10.1109\/PACT.2017.19","key":"2858_CR35","DOI":"10.1109\/PACT.2017.19"},{"doi-asserted-by":"crossref","unstructured":"Shacham A, Bergman K, Carloni L (2007) On the design of a photonic network-on-chip. In: Networks-on-Chip, NOCS 2007, pp 53\u201364","key":"2858_CR36","DOI":"10.1109\/NOCS.2007.35"},{"issue":"1","key":"2858_CR37","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1109\/JQE.1987.1073206","volume":"23","author":"R Soref","year":"1987","unstructured":"Soref R, Bennett B (1987) Electrooptical effects in silicon. IEEE J Quantum Electron 23(1):123\u2013129. \n                    https:\/\/doi.org\/10.1109\/JQE.1987.1073206","journal-title":"IEEE J Quantum Electron"},{"issue":"4","key":"2858_CR38","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning JL (2006) SPEC CPU2006 benchmark descriptions. SIGARCH Comput Archit News 34(4):1\u201317. \n                    https:\/\/doi.org\/10.1145\/1186736.1186737","journal-title":"SIGARCH Comput Archit News"},{"issue":"2","key":"2858_CR39","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1145\/3140659.3080214","volume":"45","author":"PA Tsai","year":"2017","unstructured":"Tsai PA, Beckmann N, Sanchez D (2017) Jenga: software-defined cache hierarchies. SIGARCH Comput Archit News 45(2):652\u2013665. \n                    https:\/\/doi.org\/10.1145\/3140659.3080214","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"publisher","unstructured":"Ubal R, Sahuquillo J, Petit S, Lopez P (2007) Multi2sim: a simulation framework to evaluate multicore-multithreaded processors. In: International Symposium on Computer Architecture and High Performance Computing, pp 62\u201368. \n                    https:\/\/doi.org\/10.1109\/SBAC-PAD.2007.17","key":"2858_CR40","DOI":"10.1109\/SBAC-PAD.2007.17"},{"issue":"3","key":"2858_CR41","doi-asserted-by":"publisher","first-page":"16:1","DOI":"10.1145\/2355585.2355589","volume":"9","author":"A Valero","year":"2012","unstructured":"Valero A, Sahuquillo J, Petit S, L\u00f3pez P, Duato J (2012) Combining recency of information with selective random and a victim cache in last-level caches. ACM Trans Archit Code Optim 9(3):16:1\u201316:20. \n                    https:\/\/doi.org\/10.1145\/2355585.2355589","journal-title":"ACM Trans Archit Code Optim"},{"doi-asserted-by":"crossref","unstructured":"Vantrease D, Binkert N, Schreiber R, Lipasti M (2009) Light speed arbitration and flow control for nanophotonic interconnects. In: Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE\/ACM International Symposium, pp 304\u2013315","key":"2858_CR42","DOI":"10.1145\/1669112.1669152"},{"doi-asserted-by":"crossref","unstructured":"Werner S, Navaridas J, Lujan M (2017) Designing low-power, low-latency networks-on-chip by optimally combining electrical and optical links. In: 2017 IEEE International Symposium of High Performance Computer Architecture","key":"2858_CR43","DOI":"10.1109\/HPCA.2017.23"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02858-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-02858-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02858-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,22]],"date-time":"2020-04-22T23:14:42Z","timestamp":1587597282000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-02858-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,24]]},"references-count":43,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["2858"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-02858-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2019,4,24]]},"assertion":[{"value":"24 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}