{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:05:00Z","timestamp":1758891900069},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T00:00:00Z","timestamp":1564444800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T00:00:00Z","timestamp":1564444800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s11227-019-02912-8","type":"journal-article","created":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T08:04:11Z","timestamp":1564473851000},"page":"7497-7519","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Low-cost and compact design method for reversible sequential circuits"],"prefix":"10.1007","volume":"75","author":[{"given":"Zeinab","family":"Kalantari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Eshghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Majid","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Somayeh","family":"Jassbi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,7,30]]},"reference":[{"issue":"6","key":"2912_CR1","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17(6):525\u2013532","journal-title":"IBM J Res Dev"},{"key":"2912_CR2","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183\u2013191","journal-title":"IBM J Res Dev"},{"key":"2912_CR3","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1007\/s11227-015-1410-3","volume":"71","author":"S Kotiyal","year":"2015","unstructured":"Kotiyal S, Thapliyal H, Ranganathan N (2015) Reversible logic based multiplication computing unit using binary tree data structure. J Supercomput 71:2668\u20132693","journal-title":"J Supercomput"},{"issue":"1868","key":"2912_CR4","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1098\/rspa.1989.0099","volume":"425","author":"D Deutsch","year":"1989","unstructured":"Deutsch D (1989) Quantum computational networks. Proc R Soc Lond A Math Phys Eng Sci 425(1868):73\u201390","journal-title":"Proc R Soc Lond A Math Phys Eng Sci"},{"key":"2912_CR5","unstructured":"Thapliyal H, Srinivas M, Zwolinski M (2005) A beginning in the reversible logic synthesis of sequential circuits"},{"key":"2912_CR6","doi-asserted-by":"crossref","unstructured":"Willingham DJ, Kale I (2008) Using positive feedback adiabatic logic to implement reversible Toffoli gates. In: NORCHIP. IEEE","DOI":"10.1109\/NORCHP.2008.4738271"},{"key":"2912_CR7","doi-asserted-by":"publisher","first-page":"1250018","DOI":"10.1142\/S0218126612500181","volume":"21","author":"M Mohammadi","year":"2012","unstructured":"Mohammadi M, Niknafs A, Eshghi M, Dueck GW (2012) Design and optimization of single and multiple-loop reversible and quantum feedback circuits. J Circuits Syst Comput 21:1250018","journal-title":"J Circuits Syst Comput"},{"key":"2912_CR8","doi-asserted-by":"crossref","unstructured":"Mohammadi M, Eshghi M, Haghparast M (2008) On design of multiple-valued sequential reversible circuits for nanotechnology based systems. In: TENCON 2008\u20142008 IEEE Region 10 Conference, pp 1\u20136","DOI":"10.1109\/TENCON.2008.4766407"},{"key":"2912_CR9","unstructured":"Banerjee A, Pathak A (2007) On the synthesis of sequential reversible circuit. arXiv preprint \narXiv:0707.4233"},{"key":"2912_CR10","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"Tommaso Toffoli","year":"1980","unstructured":"Toffoli T (1980) Reversible computing. In: International Colloquium on Automata, Languages, and Programming, pp 632\u2013644"},{"issue":"3\u20134","key":"2912_CR11","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21(3\u20134):219\u2013253","journal-title":"Int J Theor Phys"},{"key":"2912_CR12","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Vinod AP (2007) Design of reversible sequential elements with feasibility of transistor implementation. In: 2007 IEEE International Symposium on Circuits and Systems, pp 625\u2013628","DOI":"10.1109\/ISCAS.2007.378815"},{"key":"2912_CR13","first-page":"4","volume":"3","author":"M-L Chuang","year":"2008","unstructured":"Chuang M-L, Wang C-Y (2008) Synthesis of reversible sequential elements. ACM J Emerg Technol Comput Syst (JETC) 3:4","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"key":"2912_CR14","doi-asserted-by":"crossref","unstructured":"Nayeem NM, Hossain MA, Jamal L, Babu HMH (2009) Efficient design of shift registers using reversible logic. In: 2009 International Conference on Signal Processing Systems, pp 474\u2013478","DOI":"10.1109\/ICSPS.2009.166"},{"key":"2912_CR15","first-page":"14","volume":"6","author":"H Thapliyal","year":"2010","unstructured":"Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM J Emerg Technol Comput Syst (JETC) 6:14","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"key":"2912_CR16","unstructured":"Haghparast M, Gharajeh MS (2011) Design of a nanometric reversible 4-bit binary counter with parallel load"},{"key":"2912_CR17","doi-asserted-by":"publisher","first-page":"4987","DOI":"10.1007\/s10773-016-3122-8","volume":"55","author":"X Qi","year":"2016","unstructured":"Qi X, Zhu H, Chen F, Zhu J, Zhang Z (2016) Novel designs of quantum reversible counters. Int J Theor Phys 55:4987\u20134998","journal-title":"Int J Theor Phys"},{"key":"2912_CR18","unstructured":"Krishnaveni D, Priya MG (2017) A novel reversible n-bit counter for low power quantum computing. Int J Control Theory Appl 10:11\u201320"},{"key":"2912_CR19","doi-asserted-by":"publisher","first-page":"1850016","DOI":"10.1142\/S0219749918500168","volume":"16","author":"H Maity","year":"2018","unstructured":"Maity H, Biswas A, Bhattacharjee A, Pal A (2018) Quantum cost optimized design of 4-bit reversible universal shift register using reduced number of logic gate. Int J Quantum Inf 16:1850016","journal-title":"Int J Quantum Inf"},{"key":"2912_CR20","doi-asserted-by":"crossref","unstructured":"Lukac M, Perkowski M (2009) Quantum finite state machines as sequential quantum circuits. In: 2009 39th International Symposium on Multiple-Valued Logic, pp 92\u201397","DOI":"10.1109\/ISMVL.2009.46"},{"key":"2912_CR21","doi-asserted-by":"crossref","unstructured":"Soeken M, Wille R, Otterstedt C, Drechsler R (2012) A synthesis flow for sequential reversible circuits. In: 2012 IEEE 42nd International Symposium on Multiple-Valued Logic, pp 299\u2013304","DOI":"10.1109\/ISMVL.2012.72"},{"key":"2912_CR22","unstructured":"Khan MH, Perkowski M (2011) Synthesis of reversible synchronous counters. In: 2011 41st IEEE International Symposium on Multiple-Valued Logic, pp 242\u2013247"},{"key":"2912_CR23","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/TVLSI.2013.2290293","volume":"22","author":"MH Khan","year":"2014","unstructured":"Khan MH (2014) Design of reversible synchronous sequential circuits using pseudo Reed\u2013Muller expressions. IEEE Trans Very Large Scale Integr (VLSI) Syst 22:2278\u20132286","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"2912_CR24","unstructured":"Khan MH, Rice JE (2016) Improved synthesis of reversible sequential circuits. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp 2302\u20132305"},{"key":"2912_CR25","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/6153274","author":"MH Khan","year":"2018","unstructured":"Khan MH, Rice JE (2018) First steps in creating online testable reversible sequential circuits. VLSI Des. \nhttps:\/\/doi.org\/10.1155\/2018\/6153274","journal-title":"VLSI Des"},{"key":"2912_CR26","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s11128-009-0106-0","volume":"8","author":"M Mohammadi","year":"2009","unstructured":"Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quantum Inf Process 8:297\u2013318","journal-title":"Quantum Inf Process"},{"key":"2912_CR27","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1007\/978-3-662-45711-5_7","volume-title":"Transactions on Computational Science XXIV","author":"Linh Tran","year":"2014","unstructured":"Tran L, Schaeffer B, Gronquist A, Perkowski M, Kerntopf P (2014) Synthesis of reversible circuits based on EXORs of products of EXORs. In: Transactions on computational science XXIV. Springer, Berlin, Heidelberg, pp 111\u2013128"},{"key":"2912_CR28","doi-asserted-by":"crossref","unstructured":"Tran L, Gronquist A, Perkowski M, Caughman J (2016) An improved factorization approach to reversible circuit synthesis based on EXORs of products of EXORs. In: 2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), pp 37\u201343","DOI":"10.1109\/ISMVL.2016.56"},{"key":"2912_CR29","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1007\/s10825-017-1031-6","volume":"16","author":"M Rahmati","year":"2017","unstructured":"Rahmati M, Houshmand M, Kaffashian MH (2017) Novel designs of a carry\/borrow look-ahead adder\/subtractor using reversible gates. J Comput Electron 16:856\u2013866","journal-title":"J Comput Electron"},{"key":"2912_CR30","doi-asserted-by":"crossref","unstructured":"Parhami B (2006) Fault-tolerant reversible circuits. In: Fortieth Asilomar Conference on Signals, Systems and Computers, 2006. ACSSC\u201906, pp 1726\u20131729","DOI":"10.1109\/ACSSC.2006.355056"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02912-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-02912-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02912-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,28]],"date-time":"2020-07-28T23:17:23Z","timestamp":1595978243000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-02912-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,30]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["2912"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-02912-8","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,30]]},"assertion":[{"value":"30 July 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}