{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:44Z","timestamp":1761324224896,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T00:00:00Z","timestamp":1560816000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T00:00:00Z","timestamp":1560816000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100010198","name":"Ministerio de Econom\u00eda, Industria y Competitividad, Gobierno de Espa\u00f1a","doi-asserted-by":"publisher","award":["TIN 2016-80920-R","TIN2016-76635-C2-1-R"],"award-info":[{"award-number":["TIN 2016-80920-R","TIN2016-76635-C2-1-R"]}],"id":[{"id":"10.13039\/501100010198","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/N002539\/1"],"award-info":[{"award-number":["EP\/N002539\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1007\/s11227-019-02935-1","type":"journal-article","created":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T09:03:47Z","timestamp":1560848627000},"page":"4645-4665","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Parallel multiprocessing and scheduling on the heterogeneous Xeon+FPGA platform"],"prefix":"10.1007","volume":"76","author":[{"given":"Andr\u00e9s","family":"Rodr\u00edguez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angeles","family":"Navarro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1570-3863","authenticated-orcid":false,"given":"Rafael","family":"Asenjo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco","family":"Corbera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rub\u00e9n","family":"Gran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dar\u00edo","family":"Su\u00e1rez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Nunez-Yanez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,6,18]]},"reference":[{"issue":"10","key":"2935_CR1","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1145\/1932682.1869469","volume":"45","author":"J Auerbach","year":"2010","unstructured":"Auerbach J, Bacon DF, Cheng P, Rabbah R (2010) Lime: a java-compatible and synthesizable language for heterogeneous architectures. SIGPLAN Not 45(10):89\u2013108","journal-title":"SIGPLAN Not"},{"issue":"2","key":"2935_CR2","doi-asserted-by":"publisher","first-page":"40:40","DOI":"10.1145\/2436696.2443836","volume":"11","author":"D Bacon","year":"2013","unstructured":"Bacon D, Rabbah R, Shukla S (2013) FPGA programming for the masses. Queue 11(2):40:40\u201340:52. \nhttps:\/\/doi.org\/10.1145\/2436696.2443836","journal-title":"Queue"},{"key":"2935_CR3","doi-asserted-by":"crossref","unstructured":"Bell N, Garland M (2009) Implementing sparse matrix-vector multiplication on throughput-oriented processors. In: Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC\u2019 09","DOI":"10.1145\/1654059.1654078"},{"issue":"4","key":"2935_CR4","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1145\/2400682.2400716","volume":"9","author":"M Belviranli","year":"2013","unstructured":"Belviranli M, Bhuyan L, Gupta R (2013) A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures. ACM Trans Archit Code Optim 9(4):57","journal-title":"ACM Trans Archit Code Optim"},{"key":"2935_CR5","doi-asserted-by":"crossref","unstructured":"Che S, Boyer M, Meng J, Tarjan D, Sheaffer JW, Lee S, Skadron K (2009) Rodinia: a benchmark suite for heterogeneous computing. In: 2009 IEEE International Symposium on Workload Characterization (IISWC), pp 44\u201354","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"2935_CR6","unstructured":"Corp I (2016) Intel FPGA SDK for OpenCL, best practices guide. \nhttps:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/opencl-sdk\/aocl-best-practices-guide.pdf\n\n. Accessed 17 June 2019"},{"key":"2935_CR7","unstructured":"Corporation I (2014) Monte carlo pricing of asian options on FPGAs using OpenCL. \nhttps:\/\/www.altera.com\/support\/support-resources\/design-examples\/design-software\/opencl\/black-scholes.html\n\n. Accessed 17 June 2019"},{"issue":"3","key":"2935_CR8","doi-asserted-by":"crossref","first-page":"1732","DOI":"10.1007\/s11227-019-02768-y","volume":"75","author":"MA D\u00e1vila Guzm\u00e1n","year":"2019","unstructured":"D\u00e1vila Guzm\u00e1n MA, Nozal R, Gran Tejero R, Villarroya-Gaud\u00f3 M, Su\u00e1rez Gracia D, Bosque JL (2019) Cooperative CPU, GPU, and FPGA heterogeneous execution with Engine CL. J Supercomput 75(3):1732\u20131746","journal-title":"J Supercomput"},{"key":"2935_CR9","doi-asserted-by":"crossref","unstructured":"G\u00f3mez-Luna J, El\u00a0Hajj I, Chang LW, Garcia-Flores V, Garcia\u00a0de Gonzalo S, Jablin T, Pena AJ, Hwu Wm (2017) Chai: collaborative heterogeneous applications for integrated-architectures. In: 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","DOI":"10.1109\/ISPASS.2017.7975269"},{"key":"2935_CR10","first-page":"501","volume":"14","author":"W Huang","year":"2006","unstructured":"Huang W, Ghosh S, Velusamy S, Sankaranarayanan K, Skadron K, Stan MR (2006) Hotspot: a compact thermal modeling methodology for early-stage VLSI design. IEEE Trans Very Large Scale Integr Syst 14(5): 501\u2013513","journal-title":"J Supercomput"},{"key":"2935_CR11","doi-asserted-by":"crossref","unstructured":"Koeplinger D, Prabhakar R, Zhang Y, Delimitrou C, Kozyrakis C, Olukotun K (2016) Automatic generation of efficient accelerators for reconfigurable hardware. In: 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), pp 115\u2013127","DOI":"10.1109\/ISCA.2016.20"},{"key":"2935_CR12","doi-asserted-by":"crossref","unstructured":"Krommydas K, Sasanka R, c Feng W (2016) Bridging the FPGA programmability-portability gap via automatic OpenCL code generation and tuning. In: 2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp 213\u2013218","DOI":"10.1109\/ASAP.2016.7760796"},{"key":"2935_CR13","doi-asserted-by":"crossref","unstructured":"Kulkarni M, Burtscher M, Cascaval C, Pingali K (2009) Lonestar: a suite of parallel irregular programs. In: 2009 IEEE International Symposium on Performance Analysis of Systems and Software, pp 65\u201376","DOI":"10.1109\/ISPASS.2009.4919639"},{"key":"2935_CR14","unstructured":"Lederer E (2014) Cross-device NBody simulation sample. \nhttps:\/\/software.intel.com\/en-us\/articles\/opencl-cross-devices-nbody-simulation-sample\n\n. Accessed 17 June 2019"},{"key":"2935_CR15","doi-asserted-by":"crossref","unstructured":"Li Z, Liu L, Deng Y, Yin S, Wang Y, Wei S (2017) Aggressive pipelining of irregular applications on reconfigurable hardware. In: 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), pp 575\u2013586","DOI":"10.1145\/3079856.3080228"},{"issue":"2","key":"2935_CR16","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1177\/1094342014528252","volume":"29","author":"S McIntosh-Smith","year":"2015","unstructured":"McIntosh-Smith S, Price J, Sessions RB, Ibarra AA (2015) High performance in silico virtual drug screening on many-core processors. Int J High Perform Comput Appl 29(2):119\u2013134","journal-title":"Int J High Perform Comput Appl"},{"key":"2935_CR17","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/s10766-018-0555-0","volume":"47","author":"A Navarro","year":"2019","unstructured":"Navarro A, Corbera F, Rodriguez A, Vilches A, Asenjo R (2019) Heterogeneous parallel\\_for template for CPU-GPU chips. Int J Parallel Programm 47:213\u2013233","journal-title":"Int J Parallel Programm"},{"issue":"2","key":"2935_CR18","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1007\/s11227-014-1200-3","volume":"70","author":"A Navarro","year":"2014","unstructured":"Navarro A, Vilches A, Corbera F, Asenjo R (2014) Strategies for maximizing utilization on multi-CPU and multi-GPU heterogeneous architectures. J Supercomput 70(2):756\u2013771","journal-title":"J Supercomput"},{"issue":"8","key":"2935_CR19","doi-asserted-by":"publisher","first-page":"4078","DOI":"10.1007\/s11227-018-2367-9","volume":"75","author":"Jose Nunez-Yanez","year":"2018","unstructured":"Nunez-Yanez J, Amiri S, Hosseinabady M, Rodr\u00edguez A, Asenjo R, Navarro A, Suarez D, Gran R (2018) Simultaneous multiprocessing in a software-defined heterogeneous FPGA. The J Supercomput. \nhttps:\/\/doi.org\/10.1007\/s11227-018-2367-9","journal-title":"The Journal of Supercomputing"},{"key":"2935_CR20","doi-asserted-by":"crossref","unstructured":"Oguntebi T, Olukotun K (2016) Graphops: a dataflow library for graph analytics acceleration. In: Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp 111\u2013117. ACM","DOI":"10.1145\/2847263.2847337"},{"issue":"2","key":"2935_CR21","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1145\/2954680.2872415","volume":"50","author":"R Prabhakar","year":"2016","unstructured":"Prabhakar R, Koeplinger D, Brown KJ, Lee H, De Sa C, Kozyrakis C, Olukotun K (2016) Generating configurable hardware from parallel patterns. SIGOPS Oper Syst Rev 50(2):651\u2013665. \nhttps:\/\/doi.org\/10.1145\/2954680.2872415","journal-title":"SIGOPS Oper Syst Rev"},{"key":"2935_CR22","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1016\/j.jpdc.2017.11.003","volume":"120","author":"L Remis","year":"2018","unstructured":"Remis L, Garzar\u00e1n MJ, Asenjo R, Navarro AG (2018) Exploiting social network graph characteristics for efficient BFS on heterogeneous chips. J Parallel Distrib Comput 120:282\u2013294. \nhttps:\/\/doi.org\/10.1016\/j.jpdc.2017.11.003","journal-title":"J Parallel Distrib Comput"},{"key":"2935_CR23","doi-asserted-by":"crossref","unstructured":"Rudolph D, Polychronopoulos C (1989) An efficient message-passing scheduler based on guided self scheduling. In: Proceedings of the 3rd International Conference on Supercomputing, ICS\u201989","DOI":"10.1145\/318789.318796"},{"key":"2935_CR24","unstructured":"https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01173-opencl.pdf\n\n. Accessed 17 June 2019"},{"key":"2935_CR25","doi-asserted-by":"crossref","unstructured":"Sun Y, Gong X, Ziabari AK, Yu L, Li X, Mukherjee S, Mccardwell C, Villegas A, Kaeli D (2016) Hetero-mark, a benchmark suite for CPU-GPU collaborative computing. In: Intl. Symp. on Workload Characterization (IISWC), pp 1\u201310","DOI":"10.1109\/IISWC.2016.7581262"},{"key":"2935_CR26","doi-asserted-by":"publisher","unstructured":"Umuroglu Y, Morrison D, Jahre M (2015) Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform. Int Conf Field Programm Log Appl. \nhttps:\/\/doi.org\/10.1109\/FPL.2015.7293939","DOI":"10.1109\/FPL.2015.7293939"},{"key":"2935_CR27","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1016\/j.procs.2015.05.213","volume":"51","author":"A Vilches","year":"2015","unstructured":"Vilches A, Asenjo R, Navarro A, Corbera F, Gran R, Garzaran MJ (2015) Adaptive partitioning for irregular applications on heterogeneous CPU-GPU chips. Procedia Comput Sci 51:140\u2013149","journal-title":"Procedia Comput Sci"},{"key":"2935_CR28","doi-asserted-by":"crossref","unstructured":"Wang Z, He B, Zhang W, Jiang S (2016) A performance analysis framework for optimizing OpenCL applications on FPGAs. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp 114\u2013125","DOI":"10.1109\/HPCA.2016.7446058"},{"issue":"3","key":"2935_CR29","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1109\/JPROC.2015.2399275","volume":"103","author":"S Windh","year":"2015","unstructured":"Windh S, Ma X, Halstead RJ, Budhkar P, Luna Z, Hussaini O, Najjar WA (2015) High-level language tools for reconfigurable computing. Proc IEEE 103(3):390\u2013408. \nhttps:\/\/doi.org\/10.1109\/JPROC.2015.2399275","journal-title":"Proc IEEE"},{"key":"2935_CR30","doi-asserted-by":"publisher","unstructured":"Zhou S, Prasanna VK (2017) Accelerating graph analytics on CPU-FPGA heterogeneous platform. In: 2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pp 137\u2013144. \nhttps:\/\/doi.org\/10.1109\/SBAC-PAD.2017.25","DOI":"10.1109\/SBAC-PAD.2017.25"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02935-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-02935-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02935-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,16]],"date-time":"2020-06-16T23:18:32Z","timestamp":1592349512000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-02935-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,18]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020,6]]}},"alternative-id":["2935"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-02935-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2019,6,18]]},"assertion":[{"value":"18 June 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}