{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T05:13:36Z","timestamp":1716873216968},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T00:00:00Z","timestamp":1566345600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T00:00:00Z","timestamp":1566345600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s11227-019-02964-w","type":"journal-article","created":{"date-parts":[[2019,8,21]],"date-time":"2019-08-21T05:02:27Z","timestamp":1566363747000},"page":"7646-7664","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Decreasing latency considering power consumption issue in silicon interposer-based network-on-chip"],"prefix":"10.1007","volume":"75","author":[{"given":"Sajed","family":"Dadashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akram","family":"Reza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Midia","family":"Reshadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad","family":"Khademzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,21]]},"reference":[{"key":"2964_CR1","doi-asserted-by":"crossref","unstructured":"Black B et al (2006) Die stacking (3D) microarchitecture. In: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society","DOI":"10.1109\/MICRO.2006.18"},{"key":"2964_CR2","unstructured":"Cong J, Zhang Y (2006) Thermal-aware physical design flow for 3-D ICs. In: Proceedings of 23rd International VLSI Multilevel Interconnection Conference"},{"key":"2964_CR3","doi-asserted-by":"crossref","unstructured":"Okoro C et al (2007) Analysis of the induced stresses in silicon during thermcompression Cu-Cu bonding of Cu-through-vias in 3D-SIC architecture. In: Proceedings of 57th Electronic Components and Technology Conference, 2007. IEEE","DOI":"10.1109\/ECTC.2007.373805"},{"key":"2964_CR4","doi-asserted-by":"crossref","unstructured":"Athikulwongse K et al (2010) Stress-driven 3D-IC placement with TSV keep-out zone and regularity study. In: Proceedings of the International Conference on Computer-Aided Design. IEEE Press","DOI":"10.1109\/ICCAD.2010.5654245"},{"key":"2964_CR5","unstructured":"Black B (2013) Die stacking is happening. In: International Symposium on Microarchitecture, Davis, CA"},{"key":"2964_CR6","doi-asserted-by":"crossref","unstructured":"Fotouhi P, Werner S, Proietti R, Xiao X, Yoo SB (2019) Enabling scalable disintegrated computing systems With AWGR-Based 2.5D interconnection networks. Optical Society of America","DOI":"10.1364\/JOCN.11.000333"},{"key":"2964_CR7","doi-asserted-by":"crossref","unstructured":"Thadesar PA, Jo PK, Bakir MS (2019) Interconnection technology innovations in 2.5D integrated electronic systems. In: Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies, Wiley","DOI":"10.1002\/9781119313991.ch24"},{"key":"2964_CR8","doi-asserted-by":"crossref","unstructured":"Deng Y, Maly WP (2001) Interconnect characteristics of 2.5-D system integration scheme. In: Proceedings of the 2001 International Symposium on Physical Design. ACM","DOI":"10.1145\/369691.369763"},{"key":"2964_CR9","doi-asserted-by":"crossref","unstructured":"Kim J, Murali G, Park H, Qin E, Kwon H, Chekuri VC, Dasari N, Singh A, Lee M, Torun HM, Roy K, Swaminathan M, Mukhopadhyay S, Krishna T, Lim SK (2019) Architecture, chip, and package co-design flow for 2.5D IC design enabling heterogeneous IP reuse. In: 56th ACM\/EDAC\/IEEE Design Automation Conference(DAC)","DOI":"10.1145\/3316781.3317775"},{"key":"2964_CR10","unstructured":"Saban KJX (2011) Xilinx stacked silicon interconnect technology delivers breakthrough FPGA capacity, bandwidth, and power efficiency. In: White Paper vol 1, pp 1\u201310"},{"key":"2964_CR11","doi-asserted-by":"crossref","unstructured":"Kuo WS, Zhang SH, Mak WK, Sun R, Leow YK (2018) Pin assignment optimization for multi-2.5D FPGA-based systems. Association for Computing Machinery, ACM","DOI":"10.1145\/3177540.3178246"},{"key":"2964_CR12","doi-asserted-by":"crossref","unstructured":"Coskun A, Eris F, Joshi A, Kahng AB, Ma Y, Srinivas V (2018) A cross-layer methodology for design and optimization of networks in 2.5D systems. Association for Computing Machinery, ACM","DOI":"10.1145\/3240765.3240768"},{"key":"2964_CR13","unstructured":"Deng YS, Maly W (2004) 2.5 D system integration: a design driven system implementation schema. In: Proceedings of the 2004 Asia and South Pacific Design Automation Conference. IEEE Press"},{"key":"2964_CR14","doi-asserted-by":"crossref","unstructured":"Ho Y-K, Chang Y-W (2013) Multiple chip planning for chip-interposer codesign. In: Proceedings of the 50th Annual Design Automation Conference. ACM","DOI":"10.1145\/2463209.2488767"},{"key":"2964_CR15","doi-asserted-by":"crossref","unstructured":"Jerger NE et al (2014) Noc architectures for silicon interposer systems: Why pay for more wires when you can get them (from your interposer) for free? In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society","DOI":"10.1109\/MICRO.2014.61"},{"key":"2964_CR16","doi-asserted-by":"crossref","unstructured":"Lenihan TG, Matthew L, Vardaman EJ (2013) Developments in 2.5 D: the role of silicon interposers. In: 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013), IEEE","DOI":"10.1109\/EPTC.2013.6745683"},{"key":"2964_CR17","unstructured":"Bellenger S, Omn\u00e8s L, Tenailleau J-RJC (2014) France, IPDiA white paper silicon interposers_260214, silicon interposers with integrated passive devices: ultra-miniaturized solution using 2.5D packaging platform"},{"key":"2964_CR18","doi-asserted-by":"crossref","unstructured":"Loh GH et al (2015) Interconnect-memory challenges for multi-chip, silicon interposer systems. In: Proceedings of the 2015 International Symposium on Memory Systems. ACM","DOI":"10.1145\/2818950.2818951"},{"key":"2964_CR19","doi-asserted-by":"crossref","unstructured":"Thonnart Y, Zid M (2014) Technology assessment of silicon interposers for manycore SoCs: active, passive, or optical? In: NOCS","DOI":"10.1109\/NOCS.2014.7008777"},{"key":"2964_CR20","unstructured":"Santarini MJXJ (2011) Stacked and loaded: Xilinx SSI, 28-Gbps I\/O Yield Amazing FPGAs, vol 74, pp 8\u201313"},{"key":"2964_CR21","doi-asserted-by":"crossref","unstructured":"Balfour J, Dally WJ (2014) Design tradeoffs for tiled CMP on-chip networks. In: ACM International Conference on Supercomputing 25th Anniversary Volume. ACM","DOI":"10.1145\/2591635.2667187"},{"key":"2964_CR22","doi-asserted-by":"crossref","unstructured":"Li C, Wang Z, Wang L, Ma S, Guo Y (2016) Overcoming and Analyzing the bottleneck of interposer network in 2.5D NoC architecture. Springer","DOI":"10.1007\/978-981-10-2209-8_4"},{"key":"2964_CR23","unstructured":"PD SM, Lin J, Zhu S, Yin Y, Liu X, Huang X, Song C, Zhang W, Yan M, Yu Z, Yu H (2017) A scalable network-on-chip microprocessor with 2.5D integrated memory and accelerator. In: IEEE Transactions on Circuits and Systems"},{"key":"2964_CR24","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"5","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D et al (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 5:15\u201331","journal-title":"IEEE Micro"},{"key":"2964_CR25","doi-asserted-by":"crossref","unstructured":"Yoon YJ et al (2010) Virtual channels vs. multiple physical networks: a comparative analysis. In: Proceedings of the 47th Design Automation Conference. ACM","DOI":"10.1145\/1837274.1837315"},{"key":"2964_CR26","doi-asserted-by":"crossref","unstructured":"Volos S et al (2012) CCNoC: specializing on-chip interconnects for energy efficiency in cache-coherent servers. In: 2012 Sixth IEEE\/ACM International Symposium on Networks on Chip (NoCS). IEEE","DOI":"10.1109\/NOCS.2012.15"},{"key":"2964_CR27","doi-asserted-by":"crossref","unstructured":"Kannan A, Jerger NE, Loh GH (2015) Enabling interposer-based disintegration of multi-core processors. In: 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE","DOI":"10.1145\/2830772.2830808"},{"issue":"2","key":"2964_CR28","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1145\/3140659.3080253","volume":"45","author":"M Ebrahimi","year":"2017","unstructured":"Ebrahimi M, Daneshtalab MJASCAN (2017) EbDa: A new theory on design and verification of deadlock-free interconnection networks. ACM SIGARCH Comput Archit N 45(2):703\u2013715","journal-title":"ACM SIGARCH Comput Archit N"},{"key":"2964_CR29","doi-asserted-by":"crossref","unstructured":"Jiang N, Becker DU, Michelogiannakis G, Balfour J, Towles B, Shaw DE, Kim J, Dally WJ (2013) A detailed and flexible cycle-accurate network-on-chip simulator. In: Proceedings of the 2013 IEEE International Symposium on Performance Analysis of Systems and Software","DOI":"10.1109\/ISPASS.2013.6557149"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02964-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-02964-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02964-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,26]],"date-time":"2022-09-26T00:43:23Z","timestamp":1664153003000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-02964-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,21]]},"references-count":29,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["2964"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-02964-w","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,21]]},"assertion":[{"value":"21 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}