{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T21:17:39Z","timestamp":1775683059141,"version":"3.50.1"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2019,8,19]],"date-time":"2019-08-19T00:00:00Z","timestamp":1566172800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,8,19]],"date-time":"2019-08-19T00:00:00Z","timestamp":1566172800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s11227-019-02971-x","type":"journal-article","created":{"date-parts":[[2019,8,19]],"date-time":"2019-08-19T13:02:26Z","timestamp":1566219746000},"page":"7573-7591","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":23,"title":["An investigation of latency prediction for NoC-based communication architectures using machine learning techniques"],"prefix":"10.1007","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4346-1160","authenticated-orcid":false,"given":"Jefferson","family":"Silva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M\u00e1rcio","family":"Kreutz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Monica","family":"Pereira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marjory Da","family":"Costa-Abreu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,19]]},"reference":[{"key":"2971_CR1","unstructured":"Zeferino CA (2003) Redes-em-chip: arquiteturas e modelos para avalia\u00e7\u00e3o de \u00e1rea e desempenho"},{"key":"2971_CR2","doi-asserted-by":"crossref","unstructured":"Jain K, Singh SK, Majumder A, Mondai AJ (2015) Problems encountered in various arbitration techniques used in NoC router: a survey. In: 2015 International Conference on Electronic Design, Computer Networks and Automated Verification (EDCAV), IEEE, pp 62\u201367","DOI":"10.1109\/EDCAV.2015.7060540"},{"issue":"10","key":"2971_CR3","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","volume":"27","author":"W Wolf","year":"2008","unstructured":"Wolf W, Jerraya AA, Martin G (2008) Multiprocessor system-on-chip (mpsoc) technology. IEEE Trans Comput Aided Des Integr Circuits Syst 27(10):1701\u20131713","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"1","key":"2971_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. ACM Comput Surv (CSUR) 38(1):1","journal-title":"ACM Comput Surv (CSUR)"},{"issue":"3","key":"2971_CR5","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1002\/net.21620","volume":"67","author":"S Kahruman-Anderoglu","year":"2016","unstructured":"Kahruman-Anderoglu S, Buchanan A, Butenko S, Prokopyev OA (2016) On provably best construction heuristics for hard combinatorial optimization problems. Networks 67(3):238\u2013245","journal-title":"Networks"},{"issue":"1","key":"2971_CR6","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/j.aei.2005.01.004","volume":"19","author":"E Elbeltagi","year":"2005","unstructured":"Elbeltagi E, Hegazy T, Grierson D (2005) Comparison among five evolutionary-based optimization algorithms. Adv Eng Inf 19(1):43\u201353","journal-title":"Adv Eng Inf"},{"issue":"3","key":"2971_CR7","first-page":"75","volume":"12","author":"L Ost","year":"2013","unstructured":"Ost L, Mandelli M, Almeida GM, Moller L, Indrusiak LS, Sassatelli G, Benoit P, Glesner M, Robert M, Moraes F (2013) Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach. ACM Trans Embed Comput Syst (TECS) 12(3):75","journal-title":"ACM Trans Embed Comput Syst (TECS)"},{"key":"2971_CR8","unstructured":"Tei YZ, Marsono MN, Shaikh-Husin N, Hau YW (2013) Network partitioning and ga heuristic crossover for NoC application mapping. In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, pp 1228\u20131231"},{"key":"2971_CR9","doi-asserted-by":"crossref","unstructured":"Faragardi HR, Shojaee R, Yazdani N (2012) Reliability-aware task allocation in distributed computing systems using hybrid simulated annealing and tabu search. In: 2012 IEEE 14th International Conference on High Performance Computing and Communication and 2012 IEEE 9th International Conference on Embedded Software and Systems (HPCC-ICESS), IEEE, pp 1088\u20131095","DOI":"10.1109\/HPCC.2012.159"},{"issue":"3","key":"2971_CR10","doi-asserted-by":"publisher","first-page":"662","DOI":"10.1109\/TPDS.2016.2589934","volume":"28","author":"C Wu","year":"2017","unstructured":"Wu C, Deng C, Liu L, Han J, Chen J, Yin S, Wei S (2017) A multi-objective model oriented mapping approach for NoC-based computing systems. IEEE Trans Parallel Distrib Syst 28(3):662\u2013676","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"2971_CR11","doi-asserted-by":"crossref","unstructured":"Sze V, Chen Y-H, Emer J, Suleiman A, Zhang Z (2017) Hardware for machine learning: challenges and opportunities. In: IEEE Custom Integrated Circuits Conference (CICC), IEEE 2017, pp 1\u20138","DOI":"10.1109\/CICC.2017.7993626"},{"key":"2971_CR12","unstructured":"Marculescu R, Hu J, Ogras UY (2005) Key research problems in NoC design: a holistic perspective. In: Third IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, 2005. CODES+ ISSS\u201905. IEEE, pp 69\u201374"},{"issue":"3","key":"2971_CR13","first-page":"52","volume":"21","author":"Z Qian","year":"2016","unstructured":"Qian Z, Bogdan P, Tsui C-Y, Marculescu R (2016) Performance evaluation of NoC-based multicore systems: from traffic analysis to NoC latency modeling. ACM Trans Des Autom Electron Syst (TODAES) 21(3):52","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"issue":"12","key":"2971_CR14","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TCAD.2010.2061613","volume":"29","author":"UY Ogras","year":"2010","unstructured":"Ogras UY, Bogdan P, Marculescu R (2010) An analytical approach for network-on-chip performance analysis. IEEE Trans Comput Aided Des Integr Circuits Syst 29(12):2001\u20132013","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"2971_CR15","unstructured":"Feng G, Ge F, Wu N (2015) Balancing 3D network-on-chip latency in multi-application mapping based on m\/g\/1 delay model. In: Proceedings of the World Congress on Engineering and Computer Science, vol\u00a01"},{"key":"2971_CR16","doi-asserted-by":"crossref","unstructured":"Dick RP, Rhodes DL, Wolf W (1998) Tgff: task graphs for free. In: Proceedings of the Sixth International Workshop on Hardware\/Software Codesign. (CODES\/CASHE\u201998), IEEE, pp 97\u2013101","DOI":"10.1145\/278241.278309"},{"key":"2971_CR17","doi-asserted-by":"crossref","unstructured":"Qian Z, Juan D-C, Bogdan P, Tsui C-Y, Marculescu D, Marculescu R (2014) A comprehensive and accurate latency model for network-on-chip performance analysis. In: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE, 2014, pp 323\u2013328","DOI":"10.1109\/ASPDAC.2014.6742910"},{"issue":"4","key":"2971_CR18","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1109\/TMSCS.2017.2704101","volume":"3","author":"D Bhattacharya","year":"2017","unstructured":"Bhattacharya D, Jha NK (2017) Analytical modeling of the smart NoC. IEEE Trans Multi Scale Comput Syst 3(4):242\u2013254","journal-title":"IEEE Trans Multi Scale Comput Syst"},{"key":"2971_CR19","doi-asserted-by":"crossref","unstructured":"Kurihara T, Li Y (2016) A cost and performance analytical model for large-scale on-chip interconnection networks. In: 2016 Fourth International Symposium on Computing and Networking (CANDAR), IEEE, pp 447\u2013450","DOI":"10.1109\/CANDAR.2016.0083"},{"key":"2971_CR20","unstructured":"Fischer E, Fehske A, Fettweis G P et al (2012) A flexible analytic model for the design space exploration of many-core network-on-chips based on queueing theory. In: Proceedings of the Fourth International Conference on Advances in System Simulation, ser. SIMUL, Citeseer"},{"issue":"2","key":"2971_CR21","doi-asserted-by":"publisher","first-page":"135","DOI":"10.12785\/ijcds\/050204","volume":"5","author":"V Fresse","year":"2016","unstructured":"Fresse V, Combes C, Payet M, Rousseau F (2016) NoC dimensioning from mathematical models. Int J Comput Digit Syst (IJCDS) 5(2):135\u2013145","journal-title":"Int J Comput Digit Syst (IJCDS)"},{"key":"2971_CR22","doi-asserted-by":"crossref","unstructured":"Qian Z, Juan D-C, Bogdan P, Tsui C-Y, Marculescu D, Marculescu R (2013) Svr-NoC: A performance analysis tool for network-on-chips using learning-based support vector regression model. In: Proceedings of the Conference on Design, Automation and Test in Europe, EDA Consortium, pp 354\u2013357","DOI":"10.7873\/DATE.2013.083"},{"key":"2971_CR23","doi-asserted-by":"crossref","unstructured":"Chen T, Guo Q, Tang K, Temam O, Xu Z, Zhou Z-H, Chen Y (2014) Archranker: A ranking approach to design space exploration. In: 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA), IEEE, pp 85\u201396","DOI":"10.1109\/ISCA.2014.6853198"},{"key":"2971_CR24","unstructured":"Chou C-L, Marculescu R (2009) User-centric design space exploration for heterogeneous network-on-chip platforms. In: Proceedings of the Conference on Design, Automation and Test in Europe, European Design and Automation Association, pp 15\u201320"},{"key":"2971_CR25","unstructured":"Kahng A B, Li B, Peh L-S, Samadi K (2009) Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In: Design, Automation and Test in Europe Conference and Exhibition, 2009. DATE\u201909, IEEE, pp 423\u2013428"},{"key":"2971_CR26","doi-asserted-by":"crossref","unstructured":"Sun C, Chen C-HO, Kurian G, Wei L, Miller J, Agarwal A, Peh L-S, Stojanovic V (2012) Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In: 2012 Sixth IEEE\/ACM International Symposium on Networks on Chip (NoCS), IEEE, pp 201\u2013210","DOI":"10.1109\/NOCS.2012.31"},{"key":"2971_CR27","unstructured":"Zhang M, Shi Y, Zhang F, Liu Z (2016) Comrance: a rapid method for network-on-chip design space exploration. In: Green and Sustainable Computing Conference (IGSC0) 2016 Seventh International, IEEE, pp 1\u20138"},{"issue":"3","key":"2971_CR28","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/LES.2017.2695118","volume":"9","author":"R Ayari","year":"2017","unstructured":"Ayari R, Nikdast M, Hafnaoui I, Beltrame G, Nicolescu G (2017) Hypap: a hypervolume-based approach for refining the design of embedded systems. IEEE Embed Syst Lett 9(3):57\u201360","journal-title":"IEEE Embed Syst Lett"},{"key":"2971_CR29","unstructured":"Hsu P (1938) Contribution to the theory of \u201cstudent\u2019s\u201d t-test as applied to the problem of two samples, Statistical Research Memoirs"},{"key":"2971_CR30","unstructured":"SILVA EA Redscarf: ambiente para avalia\u00e7\u00e3o de desempenho de rede-em-chip, Trabalho T\u00e9cnico Cient\u00edfico de Conclus\u00e3o de Curso, Universidade do Vale do Itaja\u00ed"},{"key":"2971_CR31","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2004","unstructured":"Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Elsevier, Amsterdam"},{"key":"2971_CR32","unstructured":"Tedesco L, Mello A, Garibotti D, Calazans N, Moraes F (2005) Traffic generation and performance evaluation for mesh-based NoCs. In: Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design, ACM, pp 184\u2013189"},{"key":"2971_CR33","unstructured":"da Silva EA, Menegasso D, Vargas S, Zeferino CA (2017) Redscarf: a user-friendly multi-platform network-on-chip simulator. In: VII Brazilian Symposium on Computing Systems Engineering (SBESC). IEEE 2017, pp 71\u201378"},{"issue":"1","key":"2971_CR34","first-page":"251","volume":"17","author":"MV Rao","year":"2017","unstructured":"Rao MV, Krishna TR, Siddhartha S, Prathyusha KS (2017) A load balance aware xy routing methodology for NoC architectures. Adv Appl Math Sci 17(1):251\u2013270","journal-title":"Adv Appl Math Sci"},{"key":"2971_CR35","doi-asserted-by":"crossref","unstructured":"Aksela M (2003) Comparison of classifier selection methods for improving committee performance. Multiple Classifier Systems, pp 159\u2013159","DOI":"10.1007\/3-540-44938-8_9"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02971-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-02971-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-02971-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T23:25:45Z","timestamp":1597706745000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-02971-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,19]]},"references-count":35,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["2971"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-02971-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,19]]},"assertion":[{"value":"19 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}