{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T07:11:54Z","timestamp":1761808314800},"reference-count":62,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T00:00:00Z","timestamp":1573084800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T00:00:00Z","timestamp":1573084800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1007\/s11227-019-03056-5","type":"journal-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T17:03:58Z","timestamp":1573146238000},"page":"726-754","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["A link-elimination partitioning approach for application graph mapping in reconfigurable computing systems"],"prefix":"10.1007","volume":"76","author":[{"given":"Seyed Mehdi","family":"Mohtavipour","sequence":"first","affiliation":[]},{"given":"Hadi Shahriar","family":"Shahhoseini","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,7]]},"reference":[{"key":"3056_CR1","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1016\/j.vlsi.2016.11.008","volume":"57","author":"G Charitopoulos","year":"2017","unstructured":"Charitopoulos G, Koidis I, Papadimitriou K, Pnevmatikatos D (2017) Run-time management of systems with partially reconfigurable FPGAs. Integration 57:34\u201344","journal-title":"Integration"},{"issue":"3","key":"3056_CR2","doi-asserted-by":"publisher","first-page":"463","DOI":"10.1007\/s11390-011-1147-2","volume":"26","author":"MM Bassiri","year":"2011","unstructured":"Bassiri MM, Shahhoseini HS (2011) Configuration reusing in on-line task scheduling for reconfigurable computing systems. J Comput Sci Technol 26(3):463\u2013474","journal-title":"J Comput Sci Technol"},{"issue":"3","key":"3056_CR3","first-page":"16","volume":"8","author":"S Bhasin","year":"2015","unstructured":"Bhasin S, Danger JL, Guilley S, He W (2015) Exploiting FPGA block memories for protected cryptographic implementations. ACM Trans Reconfig Technol Syst (TRETS) 8(3):16\u201328","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"issue":"4","key":"3056_CR4","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1109\/TCAD.2015.2474363","volume":"35","author":"B Ronak","year":"2016","unstructured":"Ronak B, Fahmy SA (2016) Mapping for maximum performance on FPGA DSP blocks. IEEE Trans Comput Aided Des Integr Circuits Syst 35(4):573\u2013585","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3056_CR5","doi-asserted-by":"publisher","first-page":"843","DOI":"10.1016\/j.procs.2018.05.096","volume":"132","author":"R Nangia","year":"2018","unstructured":"Nangia R, Shukla NK (2018) Resource utilization optimization with design alternatives in FPGA based arithmetic logic unit architectures. Proc Comput Sci 132:843\u2013848","journal-title":"Proc Comput Sci"},{"issue":"2","key":"3056_CR6","first-page":"10","volume":"11","author":"E Rossi","year":"2018","unstructured":"Rossi E, Damschen M, Bauer L, Buttazzo G, Henkel J (2018) Preemption of the partial reconfiguration process to enable real-time computing with FPGAs. ACM Trans Reconfig Technol Syst (TRETS) 11(2):10\u201324","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"key":"3056_CR7","doi-asserted-by":"crossref","unstructured":"Lebedev I, Cheng S, Doupnik A, Martin J, Fletcher C, Burke D, Lin M, Wawrzynek J (2010) MARC: a many-core approach to reconfigurable computing. In: International Conference on Reconfigurable Computing and FPGAs, pp 7\u201312","DOI":"10.1109\/ReConFig.2010.49"},{"key":"3056_CR8","unstructured":"Bassiri MM, Shahhoseini HS (2009) On-line HW\/SW partitioning and co-scheduling in reconfigurable computing systems. In: IEEE International Conference on Computer Science and Information Technology, pp 557\u2013562"},{"key":"3056_CR9","unstructured":"Elbirt AJ, Paar C (2000) An FPGA implementation and performance evaluation of the serpent block cipher. In: Proceedings of the 2000 ACM\/SIGDA Eighth International Symposium on Field Programmable Gate Arrays, pp 33\u201340"},{"key":"3056_CR10","first-page":"673","volume":"4","author":"A Gautam","year":"2015","unstructured":"Gautam A, Jain P (2015) FPGA implementation of dynamic key generation to enhance DES algorithm securities. Int J Eng Res Technol 4:673\u2013677","journal-title":"Int J Eng Res Technol"},{"key":"3056_CR11","doi-asserted-by":"crossref","unstructured":"Rao MG, Kumar PR, Prasad AM (2016) Implementation of real time image processing system with FPGA and DSP. In: IEEE International Conference Microelectronics, Computing and Communications (MicroCom), pp 1\u20134","DOI":"10.1109\/MicroCom.2016.7522496"},{"key":"3056_CR12","doi-asserted-by":"crossref","unstructured":"Pandey JG, Karmakar A, Shekhar C, Gurunarayanan S (2015) An FPGA-based architecture for local similarity measure for image\/video processing applications. In: 28th International Conference on IEEE VLSI Design (VLSID), pp 339\u2013344","DOI":"10.1109\/VLSID.2015.63"},{"key":"3056_CR13","doi-asserted-by":"publisher","first-page":"711","DOI":"10.1007\/978-3-319-32467-8_62","volume-title":"Information technology: new generations","author":"JH Jang","year":"2016","unstructured":"Jang JH, Lee SM, Gwon OS, Lee SE (2016) An FPGA based compression accelerator for Forex Trading System. In: Latifi S (ed) Information technology: new generations. Springer, Cham, pp 711\u2013720"},{"issue":"10","key":"3056_CR14","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","volume":"35","author":"R Nane","year":"2016","unstructured":"Nane R, Sima VM, Pilato C, Choi J, Fort B, Canis A, Chen YT, Hsiao H, Brown S, Ferrandi F, Anderson J (2016) A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans Comput Aided Des Integr Circuits Syst 35(10):1591\u20131604","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"4","key":"3056_CR15","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1145\/3193827","volume":"51","author":"K Vipin","year":"2018","unstructured":"Vipin K, Fahmy SA (2018) FPGA dynamic and partial reconfiguration: a survey of architectures, methods, and applications. ACM Comput Surv (CSUR) 51(4):72","journal-title":"ACM Comput Surv (CSUR)"},{"issue":"2","key":"3056_CR16","first-page":"9","volume":"7","author":"JA Clemente","year":"2014","unstructured":"Clemente JA, Beretta I, Rana V, Atienza D, Sciuto D (2014) A mapping-scheduling algorithm for hardware acceleration on reconfigurable platforms. ACM Trans Reconfig Technol Syst (TRETS) 7(2):9","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"key":"3056_CR17","volume-title":"Reconfigurable computing: the theory and practice of FPGA-based computation","author":"S Hauck","year":"2010","unstructured":"Hauck S, DeHon A (2010) Reconfigurable computing: the theory and practice of FPGA-based computation, vol 1. Elsevier, Amsterdam"},{"issue":"1","key":"3056_CR18","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/s11227-014-1290-y","volume":"71","author":"H Daryanavard","year":"2015","unstructured":"Daryanavard H, Eshghi M, Jahanian A (2015) A fast placement algorithm for embedded just-in-time reconfigurable extensible processing platform. J Supercomput 71(1):121\u2013143","journal-title":"J Supercomput"},{"key":"3056_CR19","doi-asserted-by":"crossref","unstructured":"Zhu K, Wong DF (1992) On channel segmentation design for row-based FPGAs. In: IEEE\/ACM International Conference on Computer-Aided Design, pp 26\u201329","DOI":"10.1109\/ICCAD.1992.279403"},{"issue":"1","key":"3056_CR20","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1109\/JSSC.2014.2372034","volume":"50","author":"FL Yuan","year":"2015","unstructured":"Yuan FL, Wang CC, Yu TH, Markovi\u0107 D (2015) A multi-granularity FPGA with hierarchical interconnects for efficient and flexible mobile computing. IEEE J Solid-State Circuits 50(1):137\u2013149","journal-title":"IEEE J Solid-State Circuits"},{"issue":"5","key":"3056_CR21","doi-asserted-by":"publisher","first-page":"2035","DOI":"10.1007\/s11227-016-1719-6","volume":"72","author":"X Wang","year":"2016","unstructured":"Wang X, Liu H, Yu Z (2016) A novel heuristic algorithm for IP block mapping onto mesh-based networks-on-chip. J Supercomput 72(5):2035\u20132058","journal-title":"J Supercomput"},{"issue":"3","key":"3056_CR22","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1007\/s11227-014-1348-x","volume":"71","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ozturk O, Ozkan E, Ozen M (2015) Application mapping algorithms for mesh-based network-on-chip architectures. J Supercomput 71(3):995\u20131017","journal-title":"J Supercomput"},{"key":"3056_CR23","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1007\/978-3-319-13111-5_13","volume-title":"Location science","author":"Z Drezner","year":"2015","unstructured":"Drezner Z (2015) The quadratic assignment problem. In: Laporte G, Nickel S, da Gama FS (eds) Location science. Springer, Cham, pp 345\u2013363"},{"key":"3056_CR24","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1155\/2009\/514754","volume":"2009","author":"C Ababei","year":"2009","unstructured":"Ababei C (2009) Speeding up FPGA placement via partitioning and multithreading. Int J Reconfig Comput 2009:6\u201317","journal-title":"Int J Reconfig Comput"},{"key":"3056_CR25","doi-asserted-by":"crossref","unstructured":"Singh AK, Shafique M, Kumar A, Henkel J (2013) Mapping on multi\/many-core systems: survey of current and emerging trends. In: 50th IEEE Design Automation Conference (DAC), pp 1\u201310","DOI":"10.1145\/2463209.2488734"},{"key":"3056_CR26","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/978-3-319-08239-4_11","volume-title":"Computing in research and development in Africa","author":"AH Benyamina","year":"2015","unstructured":"Benyamina AH, Boulet P, Benhaoua K (2015) Static and dynamic mapping heuristics for multiprocessor systems-on-chip. In: Gamati\u00e9 A (ed) Computing in research and development in Africa. Springer, Cham, pp 229\u2013247"},{"issue":"7","key":"3056_CR27","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1016\/j.sysarc.2015.06.001","volume":"61","author":"T Maqsood","year":"2015","unstructured":"Maqsood T, Ali S, Malik SU, Madani SA (2015) Dynamic task mapping for network-on-chip based systems. J Syst Architect 61(7):293\u2013306","journal-title":"J Syst Architect"},{"key":"3056_CR28","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1016\/j.future.2016.12.031","volume":"82","author":"T Maqsood","year":"2016","unstructured":"Maqsood T, Bilal K, Madani SA (2016) Congestion-aware core mapping for network-on-chip based systems using betweenness centrality. Future Gener Comput Syst 82:459\u2013471","journal-title":"Future Gener Comput Syst"},{"key":"3056_CR29","doi-asserted-by":"crossref","unstructured":"Lotfifar F, Shahhoseini HS (2009) A low-complexity task scheduling algorithm for heterogeneous computing systems. In: Third Asia International Conference on Modelling and Simulation, pp 596\u2013601","DOI":"10.1109\/AMS.2009.77"},{"key":"3056_CR30","doi-asserted-by":"crossref","unstructured":"Tosun S, Ozturk O, Ozen M (2009) An ILP formulation for application mapping onto network-on-chips. In: IEEE International Conference on Application of Information and Communication Technologies, pp 1\u20135","DOI":"10.1109\/ICAICT.2009.5372524"},{"issue":"4","key":"3056_CR31","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J Hu","year":"2005","unstructured":"Hu J, Marculescu R (2005) Energy-and performance-aware mapping for regular NoC architectures. IEEE Trans Comput Aided Des Integr Circuits Syst 24(4):551\u2013562","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3056_CR32","doi-asserted-by":"crossref","unstructured":"Mishra A, Vakharia D, Hati AJ, Raju KS (2014) Hardware software partitioning of task graph using genetic algorithm. In: IEEE\u00a0Recent Advances and Innovations in Engineering (ICRAIE), pp 1\u20135","DOI":"10.1109\/ICRAIE.2014.6909259"},{"issue":"4","key":"3056_CR33","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/2927964.2927973","volume":"43","author":"A Al-Wattar","year":"2016","unstructured":"Al-Wattar A, Areibi S, Grewal G (2016) Efficient mapping and allocation of execution units to task graphs using an evolutionary framework. ACM SIGARCH Comput Archit News 43(4):46\u201351","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"3","key":"3056_CR34","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1007\/s10489-016-0782-2","volume":"45","author":"M Mollajafari","year":"2016","unstructured":"Mollajafari M, Shahhoseini HS (2016) An efficient ACO-based algorithm for scheduling tasks onto dynamically reconfigurable hardware using TSP-likened construction graph. Appl Intell 45(3):695\u2013712","journal-title":"Appl Intell"},{"issue":"1","key":"3056_CR35","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/TCC.2013.2","volume":"1","author":"F Larumbe","year":"2013","unstructured":"Larumbe F, Sanso B (2013) A tabu search algorithm for the location of data centers and software components in green cloud computing networks. IEEE Trans Cloud Comput 1(1):22\u201335","journal-title":"IEEE Trans Cloud Comput"},{"key":"3056_CR36","doi-asserted-by":"crossref","unstructured":"Zhu D, Chen L, Pinkston TM, Pedram M (2015) TAPP: temperature-aware application mapping for NoC-based many-core processors. In: Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition, pp 1241\u20131244","DOI":"10.7873\/DATE.2015.1076"},{"issue":"3","key":"3056_CR37","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1007\/s11227-014-1348-x","volume":"71","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ozturk O, Ozkan E, Ozen M (2015) Application mapping algorithms for mesh-based network-on-chip architectures. J Supercomput 71(3):995\u20131017","journal-title":"J Supercomput"},{"issue":"4","key":"3056_CR38","doi-asserted-by":"publisher","first-page":"500","DOI":"10.1137\/S0895480199335829","volume":"12","author":"WW Hager","year":"1999","unstructured":"Hager WW, Krylyuk Y (1999) Graph partitioning and continuous quadratic programming. SIAM J Discrete Math 12(4):500\u2013523","journal-title":"SIAM J Discrete Math"},{"key":"3056_CR39","doi-asserted-by":"crossref","unstructured":"Sellmann M, Sensen N, Timajev L (2003) Multicommodity flow approximation used for exact graph partitioning. In: European Symposium on Algorithms, pp 752\u2013764","DOI":"10.1007\/978-3-540-39658-1_67"},{"issue":"1","key":"3056_CR40","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1137\/S1064827595287997","volume":"20","author":"G Karypis","year":"1998","unstructured":"Karypis G, Kumar V (1998) A fast and high quality multilevel scheme for partitioning irregular graphs. SIAM J Sci Comput 20(1):359\u2013392","journal-title":"SIAM J Sci Comput"},{"issue":"1","key":"3056_CR41","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1006\/jpdc.1997.1404","volume":"48","author":"G Karypis","year":"1998","unstructured":"Karypis G, Kumar V (1998) Multilevel scheme k-partitioning scheme for irregular graphs. J Parallel Distrib Comput 48(1):96\u2013129","journal-title":"J Parallel Distrib Comput"},{"key":"3056_CR42","unstructured":"Anderson R, Lang K (2008) An algorithm for improving graph partitions. In: 19th ACM\u2013SIAM Symposium On Discrete Mathematics, pp 651\u2013660"},{"key":"3056_CR43","unstructured":"Schanberger S (2004) Partitioning FEM graphs using diffusion. In: IEEE Symposium on Parallel and Distributed Processing"},{"issue":"2","key":"3056_CR44","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1093\/comnet\/cnt021","volume":"2","author":"MA Riolo","year":"2014","unstructured":"Riolo MA, Newman MEJ (2014) First-principles multiway spectral partitioning of graphs. Journal of Complex Networks 2(2):121\u2013140","journal-title":"Journal of Complex Networks"},{"key":"3056_CR45","doi-asserted-by":"crossref","unstructured":"Benson AR, Gleich DF, Leskovec J (2015) Tensor spectral clustering for partitioning higher-order network structures. In: Proceedings of the 2015 SIAM International Conference on Data Mining, pp 118\u2013126","DOI":"10.1137\/1.9781611974010.14"},{"key":"3056_CR46","unstructured":"Chen PY, Hero AO (2014) Local Fiedler vector centrality for detection of deep and overlapping communities in networks. In: IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp 1120\u20131124"},{"issue":"1","key":"3056_CR47","doi-asserted-by":"publisher","first-page":"29","DOI":"10.14257\/ijca.2015.8.1.03","volume":"8","author":"L Li","year":"2015","unstructured":"Li L, Sun J, Li W, Lv Z, Guan F (2015) Hardware\/software partitioning based on hybrid genetic and tabu search in the dynamically reconfigurable system. Int J Control Autom 8(1):29\u201336","journal-title":"Int J Control Autom"},{"issue":"3","key":"3056_CR48","doi-asserted-by":"publisher","first-page":"338","DOI":"10.4208\/aamm.2014.m614","volume":"7","author":"L Ding","year":"2015","unstructured":"Ding L, Guo T, Lu Z (2015) A hybrid method for dynamic mesh generation based on radial basis functions and Delaunay graph mapping. Adv Appl Math Mech 7(3):338\u2013356","journal-title":"Adv Appl Math Mech"},{"key":"3056_CR49","unstructured":"Li T, Bhattacharyya S, Sarkar P, Bickel PJ, Levina E (2018) Hierarchical community detection by recursive bi-partitioning. arXiv preprint arXiv:1810.01509"},{"key":"3056_CR50","doi-asserted-by":"crossref","unstructured":"Ruan J, Zhang W (2007) An efficient spectral algorithm for network community discovery and its applications to biological and social networks. In: IEEE International Conference on Data Mining, pp 643\u2013648","DOI":"10.1109\/ICDM.2007.72"},{"key":"3056_CR51","unstructured":"Mezi\u0107 I, Fonoberov VA, Fonoberova M, Sahai T (2018) Spectral complexity of directed graphs and application to structural decomposition. arXiv preprint arXiv:1808.06004"},{"key":"3056_CR52","doi-asserted-by":"crossref","unstructured":"Marwedel P (2011) Application mapping. In: Embedded System Design. Embedded Systems. Springer, Dordrecht","DOI":"10.1007\/978-94-007-0257-8"},{"key":"3056_CR53","doi-asserted-by":"crossref","unstructured":"Hredzak B, Diessel O (2011) Optimization of placement of dynamic network-on-chip cores using simulated annealing. In: 37th Annual Conference on IEEE Industrial Electronics Society, pp 2400\u20132405","DOI":"10.1109\/IECON.2011.6119685"},{"key":"3056_CR54","doi-asserted-by":"crossref","unstructured":"Banerjee P, Shenoy N, Choudhary A, Hauck S, Bachmann C, Haldar M, Joisha P, Jones A, Kanhare A, Nayak A, Periyacheri S (2000) A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systems. In: IEEE Symposium on Field-Programmable Custom Computing Machines, pp 39\u201348","DOI":"10.1109\/FPGA.2000.903391"},{"key":"3056_CR55","doi-asserted-by":"publisher","first-page":"682","DOI":"10.1016\/j.future.2012.08.015","volume":"29","author":"G Juve","year":"2013","unstructured":"Juve G, Chervenak A, Deelman E, Bharathi S, Mehta G, Vahi K (2013) Characterizing and profiling scientific workflows. Future Gener Comput Syst 29:682\u2013692","journal-title":"Future Gener Comput Syst"},{"issue":"2","key":"3056_CR56","doi-asserted-by":"publisher","first-page":"026113","DOI":"10.1103\/PhysRevE.69.026113","volume":"69","author":"ME Newman","year":"2004","unstructured":"Newman ME, Girvan M (2004) Finding and evaluating community structure in networks. Phys Rev E 69(2):026113","journal-title":"Phys Rev E"},{"issue":"3","key":"3056_CR57","first-page":"263","volume":"14","author":"I Mhadhbi","year":"2016","unstructured":"Mhadhbi I, Othman SB, Saoud SB (2016) A comprehensive survey on hardware\/software partitioning process in co-design. Int J Comput Sci Inf Secur 14(3):263\u2013275","journal-title":"Int J Comput Sci Inf Secur"},{"key":"3056_CR58","doi-asserted-by":"crossref","unstructured":"Chan TF, Cong J, Romesis M, Shinnerl JR, Sze K, Xie M (2005) mPL6: a robust multilevel mixed-size placement engine. In: ACM Proceedings of the 2005 International Symposium on Physical Design, pp 227\u2013229","DOI":"10.1145\/1055137.1055185"},{"issue":"4","key":"3056_CR59","first-page":"24","volume":"3","author":"A Montone","year":"2010","unstructured":"Montone A, Santambrogio MD, Sciuto D, Memik SO (2010) Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Trans Reconfig Technol Syst (TRETS) 3(4):24\u201357","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"issue":"02","key":"3056_CR60","doi-asserted-by":"publisher","first-page":"51","DOI":"10.12785\/IJCDS\/060201","volume":"6","author":"AS Hassan","year":"2017","unstructured":"Hassan AS, Morgan AA, El-Kharashi MW (2017) Clustered networks-on-chip: simulation and performance evaluation. Int J Comput Digit Syst 6(02):51\u201361","journal-title":"Int J Comput Digit Syst"},{"key":"3056_CR61","doi-asserted-by":"crossref","unstructured":"Steiger C, Walder H, Platzner M, Thiele L (2003) Online scheduling and placement of real-time tasks to partially reconfigurable devices. In: 24th IEEE Real-Time Systems Symposium, pp 224\u2013225","DOI":"10.1109\/REAL.2003.1253269"},{"issue":"4","key":"3056_CR62","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1016\/j.compeleceng.2013.07.004","volume":"40","author":"T Marconi","year":"2014","unstructured":"Marconi T (2014) Online scheduling and placement of hardware tasks with multiple variants on dynamically reconfigurable field-programmable gate arrays. Comput Electr Eng 40(4):1215\u20131237","journal-title":"Comput Electr Eng"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-03056-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-03056-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-03056-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,22]],"date-time":"2023-09-22T16:19:54Z","timestamp":1695399594000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-03056-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,7]]},"references-count":62,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1]]}},"alternative-id":["3056"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-03056-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,7]]},"assertion":[{"value":"7 November 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}