{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T20:24:10Z","timestamp":1774556650289,"version":"3.50.1"},"reference-count":55,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1007\/s11227-019-03072-5","type":"journal-article","created":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T15:13:34Z","timestamp":1576163614000},"page":"6720-6752","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Ring-mesh: a scalable and high-performance approach for manycore accelerators"],"prefix":"10.1007","volume":"76","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1751-2569","authenticated-orcid":false,"given":"Somnath","family":"Mazumdar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Scionti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"issue":"10","key":"3072_CR1","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","volume":"34","author":"F Akopyan","year":"2015","unstructured":"Akopyan F, Sawada J, Cassidy A, Alvarez-Icaza R, Arthur J, Merolla P, Imam N, Nakamura Y, Datta P, Nam GJ et al (2015) Truenorth: design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip. IEEE Trans Comput Aided Des Integr Circuits Syst 34(10):1537\u20131557","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3072_CR2","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1016\/j.parco.2016.01.009","volume":"54","author":"R Ausavarungnirun","year":"2016","unstructured":"Ausavarungnirun R, Fallin C, Yu X, Chang KKW, Nazario G, Das R, Loh GH, Mutlu O (2016) A case for hierarchical rings with deflection routing: an energy-efficient on-chip communication substrate. Parallel Comput 54:29\u201345","journal-title":"Parallel Comput"},{"key":"3072_CR3","doi-asserted-by":"crossref","unstructured":"Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th Annual International Conference on Supercomputing. ACM, pp 187\u2013198","DOI":"10.1145\/1183401.1183430"},{"issue":"1","key":"3072_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCOM.1964.1088883","volume":"12","author":"P Baran","year":"1964","unstructured":"Baran P (1964) On distributed communications networks. IEEE Trans Commun Syst 12(1):1\u20139","journal-title":"IEEE Trans Commun Syst"},{"key":"3072_CR5","doi-asserted-by":"crossref","unstructured":"Barrow-Williams N, Fensch C, Moore S (2009) A communication characterisation of splash-2 and parsec. In: IEEE International Symposium on Workload Characterization, IISWC 2009. IEEE, pp 86\u201397","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"3072_CR6","doi-asserted-by":"crossref","unstructured":"Benson T, Akella A, Maltz DA (2010) Network traffic characteristics of data centers in the wild. In: Proceedings of the 10th ACM SIGCOMM Conference on Internet Measurement. ACM, pp 267\u2013280","DOI":"10.1145\/1879141.1879175"},{"key":"3072_CR7","doi-asserted-by":"crossref","unstructured":"Besta M, Hassan SM, Yalamanchili S, Ausavarungnirun R, Mutlu O, Hoefler T (2018) Slim NOC: a low-diameter on-chip network topology for high energy efficiency and scalability. In: ACM SIGPLAN notices, vol\u00a053. ACM, pp 43\u201355","DOI":"10.1145\/3296957.3177158"},{"key":"3072_CR8","unstructured":"Bohnenstiehl B, Stillmaker A, Pimentel J, Andreas T, Liu B, Tran A, Adeagbo E, Baas B (2016) A 5.8 pj\/op 115 billion ops\/sec, to 1.78 trillion ops\/sec 32 nm 1000-processor array. In: 2016 IEEE symposium on VLSI circuits (VLSI-Circuits). IEEE, pp 1\u20132"},{"issue":"1","key":"3072_CR9","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1016\/j.vlsi.2004.03.006","volume":"38","author":"E Bolotin","year":"2004","unstructured":"Bolotin E, Cidon I, Ginosar R, Kolodny A (2004) Cost considerations in network on chip. Integr VLSI J 38(1):19\u201342","journal-title":"Integr VLSI J"},{"key":"3072_CR10","doi-asserted-by":"crossref","unstructured":"Bourduas S, Zilic Z (2007) A hybrid ring\/mesh interconnect for network-on-chip using hierarchical rings for global routing. In: First international symposium on networks-on-chip (NOCS\u201907). IEEE, pp 195\u2013204","DOI":"10.1109\/NOCS.2007.3"},{"issue":"4","key":"3072_CR11","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/2644865.2541967","volume":"49","author":"T Chen","year":"2014","unstructured":"Chen T, Du Z, Sun N, Wang J, Wu C, Chen Y, Temam O (2014) Diannao: a small-footprint high-throughput accelerator for ubiquitous machine-learning. ACM Sigplan Not 49(4):269\u2013284","journal-title":"ACM Sigplan Not"},{"key":"3072_CR12","doi-asserted-by":"crossref","unstructured":"Chen X, Peh LS (2003) Leakage power modeling and optimization in interconnection networks. In: Proceedings of the 2003 international symposium on Low power electronics and design. ACM, pp 90\u201395","DOI":"10.1145\/871506.871531"},{"issue":"1","key":"3072_CR13","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"YH Chen","year":"2017","unstructured":"Chen YH, Krishna T, Emer JS, Sze V (2017) Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J Solid State Circuits 52(1):127\u2013138","journal-title":"IEEE J Solid State Circuits"},{"issue":"5","key":"3072_CR14","doi-asserted-by":"crossref","first-page":"672","DOI":"10.1109\/TC.2017.2777863","volume":"67","author":"W Choi","year":"2017","unstructured":"Choi W, Duraisamy K, Kim RG, Doppa JR, Pande PP, Marculescu D, Marculescu R (2017) On-chip communication network for efficient training of deep convolutional networks on heterogeneous manycore systems. IEEE Trans Comput 67(5):672\u2013686","journal-title":"IEEE Trans Comput"},{"key":"3072_CR15","volume-title":"Principles and practices of interconnection networks","author":"WJ Dally","year":"2004","unstructured":"Dally WJ, Towles BP (2004) Principles and practices of interconnection networks. Elsevier, Amsterdam"},{"key":"3072_CR16","doi-asserted-by":"crossref","unstructured":"Das R, Eachempati S, Mishra AK, Narayanan V, Das CR (2009) Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPS. In: 2009 IEEE 15th international symposium on high performance computer architecture. IEEE, pp 175\u2013186","DOI":"10.1109\/HPCA.2009.4798252"},{"key":"3072_CR17","doi-asserted-by":"crossref","unstructured":"Du Z, Fasthuber R, Chen T, Ienne P, Li L, Luo T, Feng X, Chen Y, Temam O (2015) Shidiannao: Shifting vision processing closer to the sensor. In: ACM SIGARCH computer architecture news, vol\u00a043. ACM, pp 92\u2013104","DOI":"10.1145\/2749469.2750389"},{"key":"3072_CR18","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"B Edwards","year":"2007","unstructured":"Edwards B, Wentzlaff D, Bao L, Hoffmann H, Miao CC, Ramey C, Mattina M, Griffin P, Agarwal A III, Brown JF (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27:15\u201331","journal-title":"IEEE Micro"},{"key":"3072_CR19","doi-asserted-by":"crossref","unstructured":"Grot B, Hestness J, Keckler SW, Mutlu O (2011) Kilo-noc: a heterogeneous network-on-chip architecture for scalability and service guarantees. In: ACM SIGARCH computer architecture news, vol\u00a039. ACM, pp 401\u2013412","DOI":"10.1145\/2024723.2000112"},{"issue":"1","key":"3072_CR20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/12.902749","volume":"50","author":"VC Hamacher","year":"2001","unstructured":"Hamacher VC, Jiang H (2001) Hierarchical ring network configuration and performance modeling. IEEE Trans Comput 50(1):1\u201312","journal-title":"IEEE Trans Comput"},{"key":"3072_CR21","unstructured":"Harting RC, Parikh V, Dally WJ (2012) Energy and performance benefits of active messages. Concurrent VLSI Architectures Group, Stanford University, Technical Report, vol 131"},{"key":"3072_CR22","doi-asserted-by":"crossref","first-page":"81195","DOI":"10.1109\/ACCESS.2019.2923855","volume":"7","author":"M Horro","year":"2019","unstructured":"Horro M, Rodr\u00edguez G, Touri\u00f1o J (2019) Simulating the network activity of modern manycores. IEEE Access 7:81195\u201381210","journal-title":"IEEE Access"},{"issue":"5","key":"3072_CR23","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-ghz mesh interconnect for a teraflops processor. IEEE Micro 27(5):51\u201361","journal-title":"IEEE Micro"},{"key":"3072_CR24","volume-title":"Intel Xeon Phi processor high performance programming: knights","author":"J Jeffers","year":"2016","unstructured":"Jeffers J, Reinders J, Sodani A (2016) Intel Xeon Phi processor high performance programming: knights, Landing edn. Morgan Kaufmann, Burlington","edition":"Landing"},{"key":"3072_CR25","doi-asserted-by":"crossref","unstructured":"Kandula S, Sengupta S, Greenberg A, Patel P, Chaiken R (2009) The nature of data center traffic: measurements and analysis. In: Proceedings of the 9th ACM SIGCOMM Conference on Internet Measurement Conference. ACM, pp 202\u2013208","DOI":"10.1145\/1644893.1644918"},{"key":"3072_CR26","doi-asserted-by":"crossref","unstructured":"Kim H, Kim G, Maeng S, Yeo H, Kim J (2014) Transportation-network-inspired network-on-chip. In: 2014 IEEE 20th international symposium on high performance computer architecture (HPCA). IEEE, pp 332\u2013343","DOI":"10.1109\/HPCA.2014.6835943"},{"key":"3072_CR27","doi-asserted-by":"crossref","unstructured":"Kim J, Balfour J, Dally W (2007) Flattened butterfly topology for on-chip networks. In: Proceedings of the 40th annual IEEE\/ACM international symposium on microarchitecture. IEEE Computer Society, pp 172\u2013182","DOI":"10.1109\/MICRO.2007.29"},{"key":"3072_CR28","doi-asserted-by":"crossref","unstructured":"Kim J, Dally WJ, Scott S, Abts D (2008) Technology-driven, highly-scalable dragonfly topology. In: ACM SIGARCH computer architecture news, vol\u00a036. IEEE Computer Society, pp 77\u201388","DOI":"10.1145\/1394608.1382129"},{"key":"3072_CR29","doi-asserted-by":"crossref","unstructured":"Koohi S, Abdollahi M, Hessabi S (2011) All-optical wavelength-routed NOC based on a novel hierarchical topology. In: Proceedings of the fifth ACM\/IEEE international symposium on networks-on-chip. ACM, pp 97\u2013104","DOI":"10.1145\/1999946.1999962"},{"issue":"2","key":"3072_CR30","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1145\/1273440.1250681","volume":"35","author":"A Kumar","year":"2007","unstructured":"Kumar A, Peh LS, Kundu P, Jha NK (2007) Express virtual channels: towards the ideal interconnection fabric. ACM SIGARCH Comput Archit News 35(2):150\u2013161","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"3072_CR31","doi-asserted-by":"crossref","unstructured":"Kurth T, Zhang J, Satish N, Racah E, Mitliagkas I, Patwary MMA, Malas T, Sundaram N, Bhimji W, Smorkalov M et\u00a0al (2017) Deep learning at 15pf: supervised and semi-supervised classification for scientific data. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. ACM, p\u00a07","DOI":"10.1145\/3126908.3126916"},{"key":"3072_CR32","doi-asserted-by":"crossref","unstructured":"Kwon H, Samajdar A, Krishna T (2017) Rethinking NOCS for spatial neural network accelerators. In: Proceedings of the eleventh IEEE\/ACM international symposium on networks-on-chip. ACM, p\u00a019","DOI":"10.1145\/3130218.3130230"},{"issue":"7553","key":"3072_CR33","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","volume":"521","author":"Y LeCun","year":"2015","unstructured":"LeCun Y, Bengio Y, Hinton G (2015) Deep learning. Nature 521(7553):436","journal-title":"Nature"},{"issue":"3","key":"3072_CR34","first-page":"23","volume":"12","author":"HG Lee","year":"2007","unstructured":"Lee HG, Chang N, Ogras UY, Marculescu R (2007) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans Des Autom Electron Syst 12(3):23","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"3072_CR35","unstructured":"Lee J, Nicopoulos C, Park SJ, Swaminathan M, Kim J (2013) Do we need wide flits in networks-on-chip? In: 2013 IEEE computer society annual symposium on VLSI (ISVLSI). IEEE, pp 2\u20137"},{"key":"3072_CR36","unstructured":"Leng X, Xu N, Dong F, Zhou Z (2005) Implementation and simulation of a cluster-based hierarchical NOC architecture for multi-processor soc. In: IEEE international symposium on communications and information technology, ISCIT 2005, vol\u00a02. IEEE, pp 1203\u20131206"},{"issue":"6","key":"3072_CR37","doi-asserted-by":"crossref","first-page":"1700","DOI":"10.1109\/TPDS.2015.2465905","volume":"27","author":"S Liu","year":"2015","unstructured":"Liu S, Chen T, Li L, Feng X, Xu Z, Chen H, Chong F, Chen Y (2015) IMR: high-performance low-cost multi-ring nocs. IEEE Trans Parallel Distrib Syst 27(6):1700\u20131712","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"3072_CR38","doi-asserted-by":"crossref","unstructured":"Liu X, Wen W, Qian X, Li H, Chen Y (2018) Neu-noc: A high-efficient interconnection network for accelerated neuromorphic systems. In: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp 141\u2013146","DOI":"10.1109\/ASPDAC.2018.8297296"},{"key":"3072_CR39","unstructured":"Liu Y, Racah E, Correa J, Khosrowshahi A, Lavers D, Kunkel K, Wehner M, Collins W et\u00a0al (2016) Application of deep convolutional neural networks for detecting extreme weather in climate datasets. arXiv preprint arXiv:1605.01156"},{"key":"3072_CR40","doi-asserted-by":"crossref","unstructured":"Ma S, Jerger NE, Wang Z (2012) Whole packet forwarding: efficient design of fully adaptive routing algorithms for networks-on-chip. In: IEEE international symposium on high-performance computer architecture. IEEE, pp 1\u201312","DOI":"10.1109\/HPCA.2012.6169049"},{"issue":"1","key":"3072_CR41","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F Moraes","year":"2004","unstructured":"Moraes F, Calazans N, Mello A, M\u00f6ller L, Ost L (2004) Hermes: an infrastructure for low area overhead packet-switching networks on chip. Integr VLSI J 38(1):69\u201393","journal-title":"Integr VLSI J"},{"key":"3072_CR42","doi-asserted-by":"crossref","unstructured":"Murali S, De\u00a0Micheli G (2004) Sunmap: a tool for automatic topology selection and generation for NOCS. In: Proceedings of the 41st Annual Design Automation Conference. ACM, pp 914\u2013919","DOI":"10.1145\/996566.996809"},{"key":"3072_CR43","unstructured":"Papamichael MK, Hoe JC (2012) Connect: re-examining conventional wisdom for designing NOCS in the context of FPGAS. In: Proceedings of the ACM\/SIGDA international symposium on field programmable gate arrays. ACM, pp 37\u201346"},{"key":"3072_CR44","unstructured":"Parikh R, Das R, Bertacco V (2014) Power-aware nocs through routing and topology reconfiguration. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, pp 1\u20136"},{"key":"3072_CR45","doi-asserted-by":"crossref","unstructured":"Puttmann C, Niemann JC, Porrmann M, Ruckert U (2007) Giganoc-a hierarchical network-on-chip for scalable chip-multiprocessors. In: 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). IEEE, pp 495\u2013502","DOI":"10.1109\/DSD.2007.4341514"},{"key":"3072_CR46","doi-asserted-by":"crossref","unstructured":"Ravindran G, Stumm M (1997) A performance comparison of hierarchical ring-and mesh-connected multiprocessor networks. In: Third international symposium on high-performance computer architecture. IEEE, pp 58\u201369","DOI":"10.1109\/HPCA.1997.569606"},{"key":"3072_CR47","doi-asserted-by":"crossref","unstructured":"Scionti A, Mazumdar S, Portero A (2016) Software defined network-on-chip for scalable CMPS. In: 2016 International Conference on High Performance Computing Simulation (HPCS). IEEE, pp 112\u2013115","DOI":"10.1109\/HPCSim.2016.7568323"},{"key":"3072_CR48","first-page":"1","volume":"99","author":"A Scionti","year":"2017","unstructured":"Scionti A, Mazumdar S, Zuckerman S (2017) Enabling massive multi-threading with fast hashing. IEEE Comput Archit Lett 99:1\u20131","journal-title":"IEEE Comput Archit Lett"},{"key":"3072_CR49","doi-asserted-by":"crossref","unstructured":"Suettlerlein J, Zuckerman S, Gao GR (2013) An implementation of the codelet model. In: Wolf F, Mohr B, an Mey D (eds) Euro-Par 2013 parallel processing. Springer,  Berlin, Heidelberg, pp 633\u2013644","DOI":"10.1007\/978-3-642-40047-6_63"},{"key":"3072_CR50","doi-asserted-by":"crossref","unstructured":"Sun C, Chen CHO, Kurian G, Wei L, Miller J, Agarwal A, Peh LS, Stojanovic V (2012) Dsent-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In: 2012 Sixth IEEE\/ACM international symposium on networks on chip (NoCS). IEEE, pp 201\u2013210","DOI":"10.1109\/NOCS.2012.31"},{"key":"3072_CR51","doi-asserted-by":"crossref","unstructured":"Tam SM, Muljono H, Huang M, Iyer S, Royneogi K, Satti N, Qureshi R, Chen W, Wang T, Hsieh H et\u00a0al (2018) Skylake-sp: A 14 nm 28-core xeon\u00ae processor. In: 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, pp 34\u201336","DOI":"10.1109\/ISSCC.2018.8310170"},{"issue":"1","key":"3072_CR52","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"SR Vangal","year":"2008","unstructured":"Vangal SR, Howard J, Ruhl G, Dighe S, Wilson H, Tschanz J, Finan D, Singh A, Jacob T, Jain S et al (2008) An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE J Solid State Circuits 43(1):29\u201341","journal-title":"IEEE J Solid State Circuits"},{"key":"3072_CR53","volume-title":"The NUMAchine multiprocessor","author":"ZG Vranesic","year":"1995","unstructured":"Vranesic ZG, Brown S, Stumm M, Caranci S, Grbic A, Grindley R, Gusat M, Krieger O, Lemieux G, Loveless K et al (1995) The NUMAchine multiprocessor. Citeseer, University Park"},{"key":"3072_CR54","unstructured":"Wang H, Peh LS, Malik S (2003) Power-driven design of router microarchitectures in on-chip networks. In: Proceedings of the 36th annual IEEE\/ACM international symposium on microarchitecture. IEEE Computer Society, p 105"},{"issue":"4","key":"3072_CR55","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1016\/j.micpro.2015.03.008","volume":"39","author":"N Zheng","year":"2015","unstructured":"Zheng N, Gu H, Huang X, Chen X (2015) Csquare: a new kilo-core-oriented topology. Microprocess Microsyst 39(4):313\u2013320","journal-title":"Microprocess Microsyst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-03072-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-03072-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-03072-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,11]],"date-time":"2020-12-11T01:26:30Z","timestamp":1607649990000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-03072-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,12]]},"references-count":55,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2020,9]]}},"alternative-id":["3072"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-03072-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12,12]]},"assertion":[{"value":"12 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}