{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T05:37:45Z","timestamp":1771997865099,"version":"3.50.1"},"reference-count":62,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T00:00:00Z","timestamp":1573430400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T00:00:00Z","timestamp":1573430400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1007\/s11227-019-03074-3","type":"journal-article","created":{"date-parts":[[2019,11,11]],"date-time":"2019-11-11T12:03:21Z","timestamp":1573473801000},"page":"2206-2238","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Parity-preserving reversible flip-flops with low quantum cost in nanoscale"],"prefix":"10.1007","volume":"76","author":[{"given":"Mojtaba","family":"Noorallahzadeh","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Mosleh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,11]]},"reference":[{"issue":"3","key":"3074_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5(3):183\u2013191","journal-title":"IBM J Res Dev"},{"issue":"6","key":"3074_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17(6):525\u2013532","journal-title":"IBM J Res Dev"},{"key":"3074_CR3","unstructured":"Perkowski M et al (2001) A general decomposition for reversible logic. In: Proceedings of RM\u20192001, Starkville, pp 119\u2013138"},{"key":"3074_CR4","doi-asserted-by":"crossref","unstructured":"Toffoli T (1980) Reversible computing. In: International Colloquium on Automata, Languages, and Programming. Springer, pp 632\u2013644","DOI":"10.1007\/3-540-10003-2_104"},{"key":"3074_CR5","unstructured":"Allen JS, Biamonte JD, Perkowski M (2005) ATPG for reversible circuits using technology-related fault models. In: Proceedings of the 7th international symposium on representations and methodology of future computing technologies, RM2005, Tokyo, Japan, pp 100\u2013107"},{"issue":"2","key":"3074_CR6","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1016\/j.optlastec.2009.06.017","volume":"42","author":"C Taraphdar","year":"2010","unstructured":"Taraphdar C, Chattopadhyay T, Roy JN (2010) Mach-Zehnder interferometer-based all-optical reversible logic gate. Opt Laser Technol 42(2):249\u2013259","journal-title":"Opt Laser Technol"},{"key":"3074_CR7","volume-title":"Quantum computation and quantum information","author":"MA Nielson","year":"2000","unstructured":"Nielson MA, Chuang IL (2000) Quantum computation and quantum information. Cambridge University Press, Cambridge"},{"key":"3074_CR8","unstructured":"Wood DH, Chen J (2004) Fredkin gate circuits via recombination enzymes. In: Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No. 04TH8753), 2004, vol 2. IEEE, pp 1896\u20131900"},{"issue":"3\u20134","key":"3074_CR9","doi-asserted-by":"publisher","first-page":"445","DOI":"10.1006\/spmi.1997.0562","volume":"23","author":"S Bandyopadhyay","year":"1998","unstructured":"Bandyopadhyay S, Balandin A, Roychowdhury V, Vatan F (1998) Nanoelectronic implementations of reversible and quantum logic. Superlattices Microstruct 23(3\u20134):445\u2013464","journal-title":"Superlattices Microstruct"},{"issue":"5","key":"3074_CR10","doi-asserted-by":"publisher","first-page":"3457","DOI":"10.1103\/PhysRevA.52.3457","volume":"52","author":"A Barenco","year":"1995","unstructured":"Barenco A et al (1995) Elementary gates for quantum computation. Phys Rev A 52(5):3457","journal-title":"Phys Rev A"},{"key":"3074_CR11","doi-asserted-by":"crossref","unstructured":"Morrison MA (2012) Design of a reversible alu based on novel reversible logic structures","DOI":"10.1109\/ISVLSI.2011.30"},{"key":"3074_CR12","doi-asserted-by":"crossref","unstructured":"Hung WN, Song X, Yang G, Yang J, Perkowski M (2004) Quantum logic synthesis by symbolic reachability analysis. In: Proceedings of the 41st Annual Design Automation Conference, 2004. ACM, pp 838\u2013841","DOI":"10.1145\/996566.996790"},{"issue":"4","key":"3074_CR13","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s11128-009-0106-0","volume":"8","author":"M Mohammadi","year":"2009","unstructured":"Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quantum Inf Process 8(4):297\u2013318","journal-title":"Quantum Inf Process"},{"key":"3074_CR14","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1016\/j.mejo.2016.01.003","volume":"51","author":"HMH Babu","year":"2016","unstructured":"Babu HMH, Mia MS (2016) Design of a compact reversible fault tolerant division circuit. Microelectron J 51:15\u201329","journal-title":"Microelectron J"},{"issue":"12","key":"3074_CR15","doi-asserted-by":"publisher","first-page":"1693","DOI":"10.1016\/j.mejo.2008.04.003","volume":"39","author":"AK Biswas","year":"2008","unstructured":"Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J 39(12):1693\u20131703","journal-title":"Microelectron J"},{"issue":"8","key":"3074_CR16","doi-asserted-by":"publisher","first-page":"973","DOI":"10.1016\/j.mejo.2011.05.007","volume":"42","author":"EPA Akbar","year":"2011","unstructured":"Akbar EPA, Haghparast M, Navi K (2011) Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology. Microelectron J 42(8):973\u2013981","journal-title":"Microelectron J"},{"issue":"6","key":"3074_CR17","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1049\/iet-cds.2018.5240","volume":"13","author":"M Noorallahzadeh","year":"2019","unstructured":"Noorallahzadeh M, Mosleh M (2019) Efficient designs of reversible latches with low quantum cost. IET Circuits Dev Syst 13(6):806\u2013815","journal-title":"IET Circuits Dev Syst"},{"issue":"2","key":"3074_CR18","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1007\/s10825-017-0960-4","volume":"16","author":"NK Misra","year":"2017","unstructured":"Misra NK, Sen B, Wairya S (2017) Towards designing efficient reversible binary code converters and a dual-rail checker for emerging nanocircuits. J Comput Electron 16(2):442\u2013458","journal-title":"J Comput Electron"},{"key":"3074_CR19","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/j.tcs.2018.06.007","volume":"773","author":"E PourAliAkbar","year":"2019","unstructured":"PourAliAkbar E, Mosleh M (2019) An efficient design for reversible wallace unsigned multiplier. Theor Comput Sci 773:43\u201352","journal-title":"Theor Comput Sci"},{"key":"3074_CR20","doi-asserted-by":"crossref","unstructured":"Parhami B (2006) Fault-tolerant reversible circuits. In: 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, 2006. IEEE, pp 1726\u20131729","DOI":"10.1109\/ACSSC.2006.355056"},{"issue":"1","key":"3074_CR21","first-page":"114","volume":"3","author":"M Haghparast","year":"2008","unstructured":"Haghparast M, Navi K (2008) Design of a novel fault tolerant reversible full adder for nanotechnology based systems. World Appl Sci J 3(1):114\u2013118","journal-title":"World Appl Sci J"},{"issue":"11","key":"3074_CR22","doi-asserted-by":"publisher","first-page":"4843","DOI":"10.1007\/s11227-017-2057-z","volume":"73","author":"M Valinataj","year":"2017","unstructured":"Valinataj M (2017) Novel parity-preserving reversible logic array multipliers. J Supercomput 73(11):4843\u20134867","journal-title":"J Supercomput"},{"issue":"8","key":"3074_CR23","doi-asserted-by":"publisher","first-page":"2556","DOI":"10.1007\/s10773-019-04145-0","volume":"58","author":"Z Ariafar","year":"2019","unstructured":"Ariafar Z, Mosleh M (2019) Effective designs of reversible vedic multiplier. Int J Theor Phys 58(8):2556\u20132574","journal-title":"Int J Theor Phys"},{"issue":"24","key":"3074_CR24","first-page":"5671","volume":"6","author":"F Dastan","year":"2011","unstructured":"Dastan F, Haghparast M (2011) A novel nanometric fault tolerant reversible divider. Int J Phys Sci 6(24):5671\u20135681","journal-title":"Int J Phys Sci"},{"issue":"3","key":"3074_CR25","first-page":"643","volume":"9","author":"P Safari","year":"2012","unstructured":"Safari P, Haghparast M, Azari A, Branch A (2012) A design of fault tolerant reversible arithmetic logic unit. Life Sci J 9(3):643\u2013646","journal-title":"Life Sci J"},{"issue":"4","key":"3074_CR26","doi-asserted-by":"publisher","first-page":"2027","DOI":"10.1016\/j.asej.2017.02.005","volume":"9","author":"NK Misra","year":"2018","unstructured":"Misra NK, Wairya S, Sen B (2018) Design of conservative, reversible sequential logic for cost efficient emerging nano circuits with enhanced testability. Ain Shams Eng J 9(4):2027\u20132037","journal-title":"Ain Shams Eng J"},{"issue":"4","key":"3074_CR27","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1049\/iet-nbt.2014.0056","volume":"9","author":"A Sarker","year":"2015","unstructured":"Sarker A, Babu HMH, Rashid SMM (2015) Design of a DNA-based reversible arithmetic and logic unit. IET Nanobiotechnol 9(4):226\u2013238","journal-title":"IET Nanobiotechnol"},{"issue":"4","key":"3074_CR28","first-page":"14","volume":"6","author":"H Thapliyal","year":"2010","unstructured":"Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM J Emerg Technol Comput Syst (JETC) 6(4):14","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"issue":"6","key":"3074_CR29","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1007\/BF01886518","volume":"16","author":"RP Feynman","year":"1986","unstructured":"Feynman RP (1986) Quantum mechanical computers. Found Phys 16(6):507\u2013531","journal-title":"Found Phys"},{"key":"3074_CR30","doi-asserted-by":"crossref","unstructured":"Morrison M, Ranganathan N (2011) Design of a reversible ALU based on novel programmable reversible logic gate structures. In: 2011 IEEE Computer Society Annual Symposium on VLSI, 2011. IEEE, pp 126\u2013131","DOI":"10.1109\/ISVLSI.2011.30"},{"issue":"4","key":"3074_CR31","doi-asserted-by":"publisher","first-page":"2855","DOI":"10.1103\/PhysRevA.53.2855","volume":"53","author":"JA Smolin","year":"1996","unstructured":"Smolin JA, DiVincenzo DP (1996) Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Phys Rev A 53(4):2855","journal-title":"Phys Rev A"},{"key":"3074_CR32","doi-asserted-by":"crossref","unstructured":"Morrison M, Ranganathan N (2013) A novel optimization method for reversible logic circuit minimization. In: 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2013. IEEE, pp 182\u2013187","DOI":"10.1109\/ISVLSI.2013.6654656"},{"key":"3074_CR33","doi-asserted-by":"crossref","unstructured":"Rahman MM, Banerjee A, Dueck GW, Pathak A (2011) Two-qubit quantum gates to reduce the quantum cost of reversible circuit. In: 2011 41st IEEE International Symposium on Multiple-Valued Logic, 2011. IEEE, pp 86\u201392","DOI":"10.1109\/ISMVL.2011.56"},{"key":"3074_CR34","doi-asserted-by":"crossref","unstructured":"Miller DM, Maslov D, Dueck GW (2003) A transformation based algorithm for reversible logic synthesis. In: Proceedings 2003. Design Automation Conference (IEEE Cat. No. 03CH37451), 2003. IEEE, pp 318\u2013323","DOI":"10.1145\/775832.775915"},{"key":"3074_CR35","unstructured":"Sasanian Z (2012) Technology mapping and optimization for reversible and quantum circuits, Doctoral dissertation"},{"issue":"6","key":"3074_CR36","doi-asserted-by":"publisher","first-page":"807","DOI":"10.1109\/TCAD.2005.847911","volume":"24","author":"D Maslov","year":"2005","unstructured":"Maslov D, Dueck GW, Miller DM (2005) Toffoli network synthesis with templates. IEEE Trans Comput Aided Des Integr Circuits Syst 24(6):807\u2013817","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3074_CR37","doi-asserted-by":"crossref","unstructured":"Maslov D, Dueck GW, Miller DM (2003) Simplification of Toffoli networks via templates. In: 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings, 2003. IEEE, pp 53\u201358","DOI":"10.1109\/SBCCI.2003.1232806"},{"issue":"12","key":"3074_CR38","doi-asserted-by":"publisher","first-page":"2231","DOI":"10.1587\/transfun.E101.A.2231","volume":"101","author":"MB Ali","year":"2018","unstructured":"Ali MB, Hirayama T, Yamanaka K, Nishitani Y (2018) Function design for minimum multiple-control Toffoli circuits of reversible adder\/subtractor blocks and arithmetic logic units. IEICE Trans Fundam Electron Commun Comput Sci 101(12):2231\u20132243","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"key":"3074_CR39","doi-asserted-by":"crossref","unstructured":"Ali MB, Hirayama T, Yamanaka K, Nishitani Y (2015) Quantum cost reduction of reversible circuits using new Toffoli decomposition techniques. In: 2015 International Conference on Computational Science and Computational Intelligence (CSCI), 2015. IEEE, pp 59\u201364","DOI":"10.1109\/CSCI.2015.41"},{"key":"3074_CR40","unstructured":"Pareek V, Gupta S, Jain SC, Kumar A (2014) A novel realization of sequential reversible building blocks. In: Future Computing 2014, the Sixth International Conference on Future Computational Technologies and Applications, 2014, pp 1\u20136"},{"issue":"7","key":"3074_CR41","first-page":"430","volume":"6","author":"MS Gharajeh","year":"2012","unstructured":"Gharajeh MS, Haghparast M (2012) On design of a fault tolerant reversible 4-bit binary counter with parallel load. Aust J Basic Appl Sci 6(7):430\u2013446","journal-title":"Aust J Basic Appl Sci"},{"issue":"10","key":"3074_CR42","doi-asserted-by":"publisher","first-page":"1336","DOI":"10.1080\/00207217.2013.832388","volume":"101","author":"R-G Zhou","year":"2014","unstructured":"Zhou R-G, Li Y-C, Zhang M-Q (2014) Novel designs for fault tolerant reversible binary coded decimal adders. Int J Electron 101(10):1336\u20131356","journal-title":"Int J Electron"},{"issue":"12","key":"3074_CR43","doi-asserted-by":"publisher","first-page":"5118","DOI":"10.1007\/s10773-016-3133-5","volume":"55","author":"M Haghparast","year":"2016","unstructured":"Haghparast M, Bolhassani A (2016) On design of parity preserving reversible adder circuits. Int J Theor Phys 55(12):5118\u20135135","journal-title":"Int J Theor Phys"},{"issue":"09","key":"3074_CR44","doi-asserted-by":"publisher","first-page":"1750145","DOI":"10.1142\/S0218126617501456","volume":"26","author":"NK Misra","year":"2017","unstructured":"Misra NK, Sen B, Wairya S, Bhoi B (2017) Testable novel parity-preserving reversible gate and low-cost quantum decoder design in 1D molecular-QCA. J Circuits Syst Comput 26(09):1750145","journal-title":"J Circuits Syst Comput"},{"issue":"1","key":"3074_CR45","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1504\/IJCISTUDIES.2018.090164","volume":"7","author":"SR Arabani","year":"2018","unstructured":"Arabani SR, Reshadinezhad MR, Haghparast M (2018) Design of a parity preserving reversible full adder\/subtractor circuit. Int J Comput Intell Stud 7(1):19\u201332","journal-title":"Int J Comput Intell Stud"},{"key":"3074_CR46","unstructured":"Islam M, Begum Z (2010) Reversible logic synthesis of fault tolerant carry skip BCD adder. arXiv:1008.3288"},{"issue":"3\u20134","key":"3074_CR47","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21(3\u20134):219\u2013253","journal-title":"Int J Theor Phys"},{"issue":"5","key":"3074_CR48","doi-asserted-by":"publisher","first-page":"519","DOI":"10.3844\/ajassp.2008.519.523","volume":"5","author":"M Hagparast","year":"2008","unstructured":"Hagparast M, Navi K (2008) A novel fault tolerant reversible gate for nanotechnology based system. Am J Appl Sci 5(5):519\u2013523","journal-title":"Am J Appl Sci"},{"key":"3074_CR49","unstructured":"Thapliyal H, Srinivas M (2006) An extension to DNA based Fredkin gate circuits: design of reversible sequential circuits using Fredkin gates. arXiv:cs\/0603092"},{"issue":"1","key":"3074_CR50","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/TNANO.2009.2025038","volume":"9","author":"H Thapliyal","year":"2009","unstructured":"Thapliyal H, Ranganathan N (2009) Reversible logic-based concurrently testable latches for molecular QCA. IEEE Trans Nanotechnol 9(1):62\u201369","journal-title":"IEEE Trans Nanotechnol"},{"issue":"02","key":"3074_CR51","doi-asserted-by":"publisher","first-page":"723","DOI":"10.1142\/S0219749911007447","volume":"9","author":"M Haghparast","year":"2011","unstructured":"Haghparast M, Navi K (2011) Novel reversible fault tolerant error coding and detection circuits. Int J Quantum Inf 9(02):723\u2013738","journal-title":"Int J Quantum Inf"},{"key":"3074_CR52","unstructured":"Pareek V (2014) A new gate for optimal fault tolerant & testable reversible sequential circuit design. arXiv:1410.2373"},{"key":"3074_CR53","unstructured":"Goswami M, Raj G, Narzary A, Sen B (2018) A methodology to design online testable reversible circuits. In: International Symposium on VLSI Design and Test, 2018. Springer, pp 322\u2013334"},{"issue":"1","key":"3074_CR54","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TNANO.2003.820815","volume":"3","author":"K Walus","year":"2004","unstructured":"Walus K, Dysart TJ, Jullien GA, Budiman RA (2004) QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3(1):26\u201331","journal-title":"IEEE Trans Nanotechnol"},{"key":"3074_CR55","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1016\/j.ijleo.2019.03.029","volume":"185","author":"S Seyedi","year":"2019","unstructured":"Seyedi S, Darbandi M, Navimipour NJ (2019) Designing an efficient fault tolerance D-latch based on quantum-dot cellular automata nanotechnology. Optik 185:827\u2013837","journal-title":"Optik"},{"issue":"1","key":"3074_CR56","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1007\/s11107-018-0801-9","volume":"37","author":"SR Fam","year":"2019","unstructured":"Fam SR, Navimipour NJ (2019) Design of a loop-based random access memory based on the nanoscale quantum dot cellular automata. Photon Netw Commun 37(1):120\u2013130","journal-title":"Photon Netw Commun"},{"key":"3074_CR57","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1016\/j.nancom.2018.11.001","volume":"19","author":"S-S Ahmadpour","year":"2019","unstructured":"Ahmadpour S-S, Mosleh M (2019) New designs of fault-tolerant adders in quantum-dot cellular automata. Nano Commun Netw 19:10\u201325","journal-title":"Nano Commun Netw"},{"issue":"7","key":"3074_CR58","doi-asserted-by":"publisher","first-page":"1037","DOI":"10.1002\/cta.2634","volume":"47","author":"SS Ahmadpour","year":"2019","unstructured":"Ahmadpour SS, Mosleh M, Rasouli Heikalabad S (2019) Robust QCA full-adders using an efficient fault-tolerant five-input majority gate. Int J Circuit Theory Appl 47(7):1037\u20131056","journal-title":"Int J Circuit Theory Appl"},{"issue":"9","key":"3074_CR59","doi-asserted-by":"publisher","first-page":"4696","DOI":"10.1007\/s11227-018-2464-9","volume":"74","author":"S-S Ahmadpour","year":"2018","unstructured":"Ahmadpour S-S, Mosleh M (2018) A novel fault-tolerant multiplexer in quantum-dot cellular automata technology. J Supercomput 74(9):4696\u20134716","journal-title":"J Supercomput"},{"key":"3074_CR60","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1016\/j.physb.2018.09.029","volume":"550","author":"S-S Ahmadpour","year":"2018","unstructured":"Ahmadpour S-S, Mosleh M, Heikalabad SR (2018) A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. Phys B 550:383\u2013392","journal-title":"Phys B"},{"issue":"3","key":"3074_CR61","doi-asserted-by":"publisher","first-page":"497","DOI":"10.1109\/TNANO.2015.2409117","volume":"14","author":"D Abedi","year":"2015","unstructured":"Abedi D, Jaberipur G, Sangsefidi M (2015) Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover. IEEE Trans Nanotechnol 14(3):497\u2013504","journal-title":"IEEE Trans Nanotechnol"},{"key":"3074_CR62","doi-asserted-by":"crossref","unstructured":"Srivastava S, Asthana A, Bhanja S, Sarkar S (2011) QCAPro-an error-power estimation tool for QCA circuit design. In: 2011 IEEE International Symposium of Circuits and Systems (ISCAS), 2011. IEEE, pp 2377\u20132380","DOI":"10.1109\/ISCAS.2011.5938081"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-03074-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-019-03074-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-019-03074-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:18:41Z","timestamp":1604967521000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-019-03074-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,11]]},"references-count":62,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,3]]}},"alternative-id":["3074"],"URL":"https:\/\/doi.org\/10.1007\/s11227-019-03074-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,11]]},"assertion":[{"value":"11 November 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}