{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T16:43:47Z","timestamp":1770223427047,"version":"3.49.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:00:00Z","timestamp":1587340800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:00:00Z","timestamp":1587340800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1007\/s11227-020-03271-5","type":"journal-article","created":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T17:04:07Z","timestamp":1587402247000},"page":"498-522","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["An enhanced cost-aware mapping algorithm based on improved shuffled frog leaping in network on chips"],"prefix":"10.1007","volume":"77","author":[{"given":"Bahador","family":"Boroumand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elham","family":"Yaghoubi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behrang","family":"Barekatain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,4,20]]},"reference":[{"key":"3271_CR1","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1016\/j.vlsi.2018.11.009","volume":"67","author":"S Jiang","year":"2019","unstructured":"Jiang S et al (2019) Testing aware dynamic mapping for path-centric network-on-chip test. Integration 67:134\u2013143","journal-title":"Integration"},{"key":"3271_CR2","doi-asserted-by":"crossref","unstructured":"Tosun S, Ozturk O, Ozen M (2009) An ILP formulation for application mapping onto network-on-chips. In: 2009 International Conference on Application of Information and Communication Technologies. IEEE, pp 1\u20135","DOI":"10.1109\/ICAICT.2009.5372524"},{"key":"3271_CR3","doi-asserted-by":"crossref","unstructured":"Raghunathan V, Srivastava MB, Gupta RK (2003) A survey of techniques for energy efficient on-chip communication. In: Proceedings of the 40th Annual Design Automation Conference. ACM, pp 900\u2013905","DOI":"10.1145\/775832.776059"},{"issue":"8","key":"3271_CR4","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"PP Pande","year":"2005","unstructured":"Pande PP, Grecu C, Jones M, Ivanov A, Saleh R (2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans Comput 54(8):1025\u20131040","journal-title":"IEEE Trans Comput"},{"key":"3271_CR5","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1016\/j.nancom.2019.03.001","volume":"20","author":"M Tinati","year":"2019","unstructured":"Tinati M, Koohi S, Hessabi S (2019) Low-overhead thermally resilient optical network-on-chip architecture. Nano Commun Netw 20:31\u201347","journal-title":"Nano Commun Netw"},{"issue":"1","key":"3271_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.6.1","volume":"6","author":"M Janidarmian","year":"2009","unstructured":"Janidarmian M, Khademzadeh A, Tavanpour M (2009) Onyx: a new heuristic bandwidth-constrained mapping of cores onto tile-based network on chip. IEICE Electron Express 6(1):1\u20137","journal-title":"IEICE Electron Express"},{"key":"3271_CR7","doi-asserted-by":"crossref","unstructured":"Upadhyay M, Shah M, Bhanu PV, Soumya J, Cenkeramaddi LR (2019) Multi-application based network-on-chip design for mesh-of-tree topology using global mapping and reconfigurable architecture. In: 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID). IEEE, pp 527\u2013528","DOI":"10.1109\/VLSID.2019.00119"},{"issue":"1","key":"3271_CR8","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"PK Sahu","year":"2013","unstructured":"Sahu PK, Chattopadhyay S (2013) A survey on application mapping strategies for network-on-chip design. J Syst Archit 59(1):60\u201376","journal-title":"J Syst Archit"},{"key":"3271_CR9","doi-asserted-by":"crossref","unstructured":"Kumar S et al (2002) A network on chip architecture and design methodology. In: Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002. IEEE, pp 117\u2013124","DOI":"10.1109\/ISVLSI.2002.1016885"},{"issue":"15","key":"3271_CR10","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1587\/elex.4.478","volume":"4","author":"A Mehran","year":"2007","unstructured":"Mehran A, Saeidi S, Khademzadeh A, Afzali-Kusha A (2007) Spiral: a heuristic mapping algorithm for network on chip. IEICE Electron Express 4(15):478\u2013484","journal-title":"IEICE Electron Express"},{"key":"3271_CR11","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/j.sysarc.2018.10.001","volume":"92","author":"N Kadri","year":"2019","unstructured":"Kadri N, Koudil M (2019) A survey on fault-tolerant application mapping techniques for network-on-chip. J Syst Archit 92:39\u201352","journal-title":"J Syst Archit"},{"issue":"2","key":"3271_CR12","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1587\/elex.7.73","volume":"7","author":"M Reshadi","year":"2010","unstructured":"Reshadi M, Khademzadeh A, Reza A (2010) Elixir: a new bandwidth-constrained mapping for networks-on-chip. IEICE Electron Express 7(2):73\u201379","journal-title":"IEICE Electron Express"},{"key":"3271_CR13","doi-asserted-by":"crossref","unstructured":"Murali S, De Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004, vol 2. IEEE, pp 896\u2013901","DOI":"10.1109\/DATE.2004.1269002"},{"key":"3271_CR14","doi-asserted-by":"crossref","unstructured":"Sahu PK, Venkatesh P, Gollapalli S, Chattopadhyay S (2011) Application mapping onto mesh structured network-on-chip using particle swarm optimization. In: 2011 IEEE Computer Society Annual Symposium on VLSI, 2011. IEEE, pp 335\u2013336","DOI":"10.1109\/ISVLSI.2011.21"},{"issue":"2","key":"3271_CR15","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1109\/TVLSI.2013.2240708","volume":"22","author":"PK Sahu","year":"2013","unstructured":"Sahu PK, Shah T, Manna K, Chattopadhyay S (2013) Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(2):300\u2013312","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"7","key":"3271_CR16","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1016\/j.sysarc.2015.06.001","volume":"61","author":"T Maqsood","year":"2015","unstructured":"Maqsood T, Ali S, Malik SU, Madani SA (2015) Dynamic task mapping for network-on-chip based systems. J Syst Archit 61(7):293\u2013306","journal-title":"J Syst Archit"},{"issue":"08","key":"3271_CR17","doi-asserted-by":"publisher","first-page":"1550126","DOI":"10.1142\/S0218126615501261","volume":"24","author":"PK Sahu","year":"2015","unstructured":"Sahu PK, Manna K, Shah T, Chattopadhyay S (2015) A constructive heuristic for application mapping onto mesh based network-on-chip. J Circuits Syst Comput 24(08):1550126","journal-title":"J Circuits Syst Comput"},{"key":"3271_CR18","doi-asserted-by":"crossref","unstructured":"Alagarsamy A, Gopalakrishnan L (2016) SAT: a new application mapping method for power optimization in 2D\u2014NoC. In: 2016 20th International Symposium on VLSI Design and Test (VDAT), 2016. IEEE, pp 1\u20136","DOI":"10.1109\/ISVDAT.2016.8064880"},{"key":"3271_CR19","doi-asserted-by":"crossref","unstructured":"Xie Y, Liu Y (2017) A research on NoC mapping with quantum ant colony algorithm. In: 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 2017. IEEE, pp 874\u2013877","DOI":"10.1109\/WiSPNET.2017.8299886"},{"issue":"1","key":"3271_CR20","doi-asserted-by":"publisher","first-page":"27","DOI":"10.3233\/IFS-162105","volume":"31","author":"M Taassori","year":"2016","unstructured":"Taassori M, Niroomand S, Uysal S, Hadi-Vencheh A, Vizvari B (2016) Fuzzy-based mapping algorithms to design networks-on-chip. J Intell Fuzzy Syst 31(1):27\u201343","journal-title":"J Intell Fuzzy Syst"},{"key":"3271_CR21","doi-asserted-by":"crossref","unstructured":"Huang L et al (2018) A lifetime-aware mapping algorithm to extend MTTF of networks-on-chip. In: Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018. IEEE Press, pp 147\u2013152","DOI":"10.1109\/ASPDAC.2018.8297297"},{"issue":"2","key":"3271_CR22","first-page":"312","volume":"16","author":"M Keley","year":"2019","unstructured":"Keley M, Khademzadeh A, Hosseinzadeh M, Center I (2019) Efficient mapping algorithm on mesh-based NoCs in terms of cellular learning automata. Int Arab J Inf Technol 16(2):312\u2013322","journal-title":"Int Arab J Inf Technol"},{"issue":"2","key":"3271_CR23","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1080\/03052150500384759","volume":"38","author":"M Eusuff","year":"2006","unstructured":"Eusuff M, Lansey K, Pasha F (2006) Shuffled frog-leaping algorithm: a memetic meta-heuristic for discrete optimization. Eng Optim 38(2):129\u2013154","journal-title":"Eng Optim"},{"issue":"5","key":"3271_CR24","doi-asserted-by":"publisher","first-page":"2535","DOI":"10.1016\/j.eswa.2013.10.001","volume":"41","author":"J Luo","year":"2014","unstructured":"Luo J, Chen M-R (2014) Improved shuffled frog leaping algorithm and its multi-phase model for multi-depot vehicle routing problem. Expert Syst Appl 41(5):2535\u20132545","journal-title":"Expert Syst Appl"},{"key":"3271_CR25","doi-asserted-by":"crossref","unstructured":"Yang B, Guang L, Xu TC, S\u00e4ntti T, Plosila J (2010) Multi-application mapping algorithm for network-on-chip platforms. In: 2010 IEEE 26th Convention of Electrical and Electronics Engineers in Israel, 2010. IEEE, pp 000540\u2013000544","DOI":"10.1109\/EEEI.2010.5662160"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03271-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-020-03271-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03271-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T23:46:48Z","timestamp":1618876008000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-020-03271-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,20]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1]]}},"alternative-id":["3271"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03271-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,20]]},"assertion":[{"value":"20 April 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}