{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T05:34:04Z","timestamp":1790832844374,"version":"4.1.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2020,4,22]],"date-time":"2020-04-22T00:00:00Z","timestamp":1587513600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,4,22]],"date-time":"2020-04-22T00:00:00Z","timestamp":1587513600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1007\/s11227-020-03281-3","type":"journal-article","created":{"date-parts":[[2020,4,22]],"date-time":"2020-04-22T11:02:42Z","timestamp":1587553362000},"page":"597-618","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Dynamic scheduling of task graphs in\u00a0multi-FPGA systems using critical path"],"prefix":"10.1007","volume":"77","author":[{"given":"Reza","family":"Ramezani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,4,22]]},"reference":[{"key":"3281_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02976-6","author":"A Ghavidel","year":"2019","unstructured":"Ghavidel A, Sedaghat Y, Naghibzadeh M (2019) Hybrid scheduling to enhance reliability of real-time tasks running on reconfigurable devices. J Supercomput. https:\/\/doi.org\/10.1007\/s11227-019-02976-6","journal-title":"J Supercomput"},{"key":"3281_CR2","doi-asserted-by":"crossref","unstructured":"Shan J, Casu MR, Cortadella J, Lavagno L, Lazarescu MT (2019) Exact and heuristic allocation of multi-kernel applications to multi-FPGA platforms. In: Proceedings of the 56th Annual Design Automation Conference 2019. ACM, p 3","DOI":"10.1145\/3316781.3317821"},{"key":"3281_CR3","doi-asserted-by":"crossref","unstructured":"Ramezani R, Clemente JA, Sedaghat Y, Mecha H (2016) Estimation of hardware task reliability on partially reconfigurable FPGAs. In: 16th European Conference on Radiation and Its Effects on Components and Systems (RADECS). IEEE, pp 1\u20134","DOI":"10.1109\/RADECS.2016.8093184"},{"issue":"2","key":"3281_CR4","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1007\/s11554-016-0563-5","volume":"16","author":"M Njiki","year":"2019","unstructured":"Njiki M, Elouardi A, Bouaziz S, Casula O, Roy O (2019) A multi-FPGA architecture-based real-time TFM ultrasound imaging. J Real Time Image Proc 16(2):505\u2013521","journal-title":"J Real Time Image Proc"},{"issue":"18","key":"3281_CR5","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1186\/s12859-018-2505-7","volume":"19","author":"A Sanaullah","year":"2018","unstructured":"Sanaullah A, Yang C, Alexeev Y, Yoshii K, Herbordt MC (2018) Real-time data analysis for medical diagnosis using FPGA-accelerated neural networks. BMC Bioinform 19(18):490","journal-title":"BMC Bioinform"},{"key":"3281_CR6","doi-asserted-by":"crossref","unstructured":"Mahmud N, El-Araby E (2018) Towards higher scalability of quantum hardware emulation using efficient resource scheduling. In: 2018 IEEE International Conference on Rebooting Computing (ICRC). IEEE, pp 1\u201310","DOI":"10.1109\/ICRC.2018.8638610"},{"key":"3281_CR7","doi-asserted-by":"crossref","unstructured":"Lentaris G, Stratakos I, Stamoulias I, Soudris D, Lourakis M, Zabulis X (2019) High-performance vision-based navigation on SoC FPGA for spacecraft proximity operations. In: IEEE Transactions on Circuits and Systems for Video Technology","DOI":"10.1109\/TCSVT.2019.2900802"},{"key":"3281_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-020-03153-w","author":"R Ramezani","year":"2020","unstructured":"Ramezani R (2020) A prefetch-aware scheduling for FPGA-based multi-task graph systems. J Supercomput. https:\/\/doi.org\/10.1007\/s11227-020-03153-w","journal-title":"J Supercomput"},{"issue":"7","key":"3281_CR9","doi-asserted-by":"publisher","first-page":"1263","DOI":"10.1109\/TVLSI.2010.2050158","volume":"19","author":"JA Clemente","year":"2011","unstructured":"Clemente JA, Resano J, Gonz\u00e1lez C, Mozos D (2011) A hardware implementation of a run-time scheduler for reconfigurable systems. IEEE Trans Very Large Scale Integr VLSI Syst 19(7):1263\u20131276","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"3281_CR10","doi-asserted-by":"crossref","unstructured":"Owaida M, Alonso G (2018) Application partitioning on FPGA clusters: inference over decision tree ensembles. In: 2018 28th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 295\u20132955","DOI":"10.1109\/FPL.2018.00057"},{"key":"3281_CR11","doi-asserted-by":"crossref","unstructured":"Geng T et al (2018) FPDeep: acceleration and load balancing of CNN training on FPGA clusters. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, pp 81\u201384","DOI":"10.1109\/FCCM.2018.00021"},{"issue":"2","key":"3281_CR12","doi-asserted-by":"publisher","first-page":"983","DOI":"10.1109\/TAES.2017.2667338","volume":"53","author":"R Ramezani","year":"2017","unstructured":"Ramezani R, Sedaghat Y, Naghibzadeh M, Clemente JA (2017) Reliability and makespan optimization of hardware task graphs in partially reconfigurable platforms. IEEE Trans Aerosp Electron Syst 53(2):983\u2013994","journal-title":"IEEE Trans Aerosp Electron Syst"},{"key":"3281_CR13","doi-asserted-by":"crossref","unstructured":"Dai G, Huang T, Chi Y, Xu N, Wang Y, Yang H (2017) Foregraph: exploring large-scale graph processing on multi-fpga architecture. In: Proceedings of the 2017 ACM\/SIGDA international symposium on field-programmable gate arrays. ACM, pp 217\u2013226","DOI":"10.1145\/3020078.3021739"},{"issue":"1\u20132","key":"3281_CR14","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1007\/s10617-018-9207-2","volume":"22","author":"U Farooq","year":"2018","unstructured":"Farooq U, Mehrez H, Bhatti MK (2018) Inter-FPGA interconnect topologies exploration for multi-FPGA systems. Des Autom Embed Syst 22(1\u20132):117\u2013140","journal-title":"Des Autom Embed Syst"},{"key":"3281_CR15","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126620500292","author":"C-C Kao","year":"2020","unstructured":"Kao C-C (2020) Resource and performance tradeoff for task scheduling of parallel reconfigurable architectures. J Circuits Syst Comput. https:\/\/doi.org\/10.1142\/S0218126620500292","journal-title":"J Circuits Syst Comput"},{"issue":"6\u20137","key":"3281_CR16","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1016\/j.micpro.2013.05.001","volume":"37","author":"C Jing","year":"2013","unstructured":"Jing C, Zhu Y, Li M (2013) Energy-efficient scheduling on multi-FPGA reconfigurable systems. Microprocess Microsyst 37(6\u20137):590\u2013600","journal-title":"Microprocess Microsyst"},{"key":"3281_CR17","doi-asserted-by":"crossref","unstructured":"Ramezani R, Sedaghat Y (2014) Scheduling periodic real-time hardware tasks on dynamic partial reconfigurable devices subject to fault tolerance. In: 4th International eConference on Computer and Knowledge Engineering (ICCKE). IEEE, pp 1\u20136","DOI":"10.1109\/ICCKE.2014.6993336"},{"key":"3281_CR18","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1016\/j.vlsi.2016.11.008","volume":"57","author":"G Charitopoulos","year":"2017","unstructured":"Charitopoulos G, Koidis I, Papadimitriou K, Pnevmatikatos D (2017) Run-time management of systems with partially reconfigurable FPGAs. Integration 57:34\u201344","journal-title":"Integration"},{"issue":"4","key":"3281_CR19","doi-asserted-by":"publisher","first-page":"1408","DOI":"10.1109\/TVLSI.2016.2631724","volume":"25","author":"R Ramezani","year":"2017","unstructured":"Ramezani R, Sedaghat Y, Clemente JA (2017) Reliability improvement of hardware task graphs via configuration early fetch. IEEE Trans Very Large Scale Integr VLSI Syst 25(4):1408\u20131420","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"3","key":"3281_CR20","doi-asserted-by":"publisher","first-page":"858","DOI":"10.1109\/TPDS.2014.2312924","volume":"26","author":"C-C Kao","year":"2015","unstructured":"Kao C-C (2015) Performance-oriented partitioning for task scheduling of parallel reconfigurable architectures. IEEE Trans Parallel Distrib Syst 26(3):858\u2013867","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"2","key":"3281_CR21","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1109\/TCAD.2017.2697952","volume":"37","author":"H Liang","year":"2018","unstructured":"Liang H, Sinha S, Zhang W (2018) Parallelizing hardware tasks on multicontext FPGA with efficient placement and scheduling algorithms. IEEE Trans Comput Aided Des Integr Circuits Syst 37(2):350\u2013363","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3281_CR22","doi-asserted-by":"crossref","unstructured":"Koraei M, Jahre\u00a0M, Fatemi SO (2017) DTP: enabling exhaustive exploration of FPGA temporal partitions for streaming HPC applications. In: Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies. ACM, p 7","DOI":"10.1145\/3120895.3120901"},{"key":"3281_CR23","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1016\/j.ress.2018.07.007","volume":"180","author":"R Ramezani","year":"2018","unstructured":"Ramezani R, Sedaghat Y, Naghibzadeh M, Clemente JA (2018) A decomposition-based reliability and makespan optimization technique for hardware task graphs. Reliab Eng Syst Saf 180:13\u201324","journal-title":"Reliab Eng Syst Saf"},{"issue":"3","key":"3281_CR24","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1145\/1084805.1084816","volume":"34","author":"M Wieczorek","year":"2005","unstructured":"Wieczorek M, Prodan R, Fahringer T (2005) Scheduling of scientific workflows in the ASKALON grid environment. Acm Sigmod Record 34(3):56\u201362","journal-title":"Acm Sigmod Record"},{"key":"3281_CR25","unstructured":"Etminani K, Naghibzadeh M (2007) A min\u2013min max\u2013min selective algorithm for grid task scheduling. In: 2007 3rd IEEE\/IFIP International Conference in Central Asia on Internet. IEEE, pp 1\u20137"},{"issue":"3","key":"3281_CR26","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/71.993206","volume":"13","author":"H Topcuoglu","year":"2002","unstructured":"Topcuoglu H, Hariri S, Wu M-Y (2002) Performance-effective and low-complexity task scheduling for heterogeneous computing. IEEE Trans Parallel Distrib Syst 13(3):260\u2013274","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"3281_CR27","doi-asserted-by":"crossref","unstructured":"Yu T, Feng B, Stillwell M, Guo L, Ma Y, Thomson J (2018) Lattice-based scheduling for multi-FPGA systems. In: 2018 International Conference on Field-Programmable Technology (FPT). IEEE, pp 318\u2013321","DOI":"10.1109\/FPT.2018.00063"},{"key":"3281_CR28","doi-asserted-by":"publisher","first-page":"106006","DOI":"10.1016\/j.cie.2019.106006","volume":"137","author":"F Abdallah","year":"2019","unstructured":"Abdallah F, Tanougast C, Kacem I, Diou C, Singer D (2019) Genetic algorithms for scheduling in a CPU\/FPGA architecture with heterogeneous communication delays. Comput Ind Eng 137:106006","journal-title":"Comput Ind Eng"},{"issue":"3","key":"3281_CR29","doi-asserted-by":"publisher","first-page":"629","DOI":"10.1007\/s10845-015-1075-z","volume":"29","author":"AA El Cadi","year":"2018","unstructured":"El Cadi AA, Souissi O, Atitallah RB, Belanger N, Artiba A (2018) Mathematical programming models for scheduling in a CPU\/FPGA architecture with heterogeneous communication delays. J Intell Manuf 29(3):629\u2013640","journal-title":"J Intell Manuf"},{"key":"3281_CR30","unstructured":"Iturbe X (2013) Design and implementation of a reliable reconfigurable real-time operating system (R3TOS). PhD Thesis, University of Edinburgh"},{"issue":"1","key":"3281_CR31","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2013.110","volume":"34","author":"A Agne","year":"2014","unstructured":"Agne A et al (2014) ReconOS: an operating system approach for reconfigurable computing. Micro IEEE 34(1):60\u201371","journal-title":"Micro IEEE"},{"key":"3281_CR32","doi-asserted-by":"crossref","unstructured":"Al-Sharaeh S, Wells BE (1996) A comparison of heuristics for list schedules using the Box-method and P-method for random digraph generation. In: 28th Southeastern Symposium on System Theory. IEEE, pp 467\u2013471","DOI":"10.1109\/SSST.1996.493549"},{"key":"3281_CR33","unstructured":"XilinxCorporation (2012) Virtex-5 FPGA configuration user guide UG191 (v 3.11). www.xilinx.com\/support\/documentation\/user_guides\/ug191.pdf"},{"key":"3281_CR34","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1016\/j.future.2017.09.054","volume":"79","author":"V Singh","year":"2018","unstructured":"Singh V, Gupta I, Jana PK (2018) A novel cost-efficient approach for deadline-constrained workflow scheduling by dynamic provisioning of resources. Future Gener Comput Syst 79:95\u2013110","journal-title":"Future Gener Comput Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03281-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-020-03281-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03281-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,21]],"date-time":"2021-04-21T23:21:42Z","timestamp":1619047302000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-020-03281-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,22]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2021,1]]}},"alternative-id":["3281"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03281-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,22]]},"assertion":[{"value":"22 April 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}