{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,16]],"date-time":"2025-06-16T14:32:09Z","timestamp":1750084329253,"version":"3.37.3"},"reference-count":64,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T00:00:00Z","timestamp":1590710400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T00:00:00Z","timestamp":1590710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100006115","name":"Institute for Research in Fundamental Sciences","doi-asserted-by":"crossref","award":["10"],"award-info":[{"award-number":["10"]}],"id":[{"id":"10.13039\/501100006115","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1007\/s11227-020-03326-7","type":"journal-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T13:03:02Z","timestamp":1590757382000},"page":"1939-1957","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["TAMER: an adaptive task allocation method for aging reduction in multi-core embedded real-time systems"],"prefix":"10.1007","volume":"77","author":[{"given":"Faezeh Sadat","family":"Saadatmand","sequence":"first","affiliation":[]},{"given":"Nezam","family":"Rohbani","sequence":"additional","affiliation":[]},{"given":"Farshad","family":"Baharvand","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,5,29]]},"reference":[{"issue":"5","key":"3326_CR1","doi-asserted-by":"publisher","first-page":"2213","DOI":"10.1007\/s11227-018-2248-2","volume":"74","author":"A Abdi","year":"2018","unstructured":"Abdi A, Zarandi HR (2018) Hystery: a hybrid scheduling and mapping approach to optimize temperature, energy consumption and lifetime reliability of heterogeneous multiprocessor systems. J Supercomput 74(5):2213\u20132238","journal-title":"J Supercomput"},{"issue":"6","key":"3326_CR2","doi-asserted-by":"publisher","first-page":"849","DOI":"10.1109\/TCAD.2005.847944","volume":"24","author":"AH Ajami","year":"2005","unstructured":"Ajami AH, Banerjee K, Pedram M (2005) Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Trans Comput Aided Des Integr Circuits Syst 24(6):849\u2013861","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3326_CR3","doi-asserted-by":"crossref","unstructured":"Amrouch H, Henkel J (2015) Reliability degradation in the scope of aging\u2014from physical to system level. In: 2015 10th International Design & Test Symposium (IDT). IEEE, pp 9\u201312","DOI":"10.1109\/IDT.2015.7396727"},{"key":"3326_CR4","doi-asserted-by":"crossref","unstructured":"Ardestani EK, Renau J (2013) ESESC: a fast multicore simulator using time-based sampling. In: 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, pp 448\u2013459","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"3326_CR5","doi-asserted-by":"crossref","unstructured":"Atienza D, De Micheli G, Benini L, Ayala JL, Valle PGD, DeBole M, Narayanan V (2008) Reliability-aware design for nanometer-scale devices. In: Proceedings of the 2008 Asia and South Pacific Design Automation Conference. IEEE Computer Society Press, pp 549\u2013554","DOI":"10.1109\/ASPDAC.2008.4484011"},{"key":"3326_CR6","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1016\/j.micpro.2018.06.012","volume":"61","author":"Q Bashir","year":"2018","unstructured":"Bashir Q, Shehzad MN, Awais MN, Farooq U, Hamayun MT, Ali I (2018) A scheduling based energy-aware core switching technique to avoid thermal threshold values in multi-core processing systems. Microprocess Microsyst 61:296\u2013305","journal-title":"Microprocess Microsyst"},{"issue":"2","key":"3326_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S et al (2011) The gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1\u20137","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"3326_CR8","doi-asserted-by":"crossref","unstructured":"Bolchini C, Cassano L, Miele A (2016) Lifetime-aware load distribution policies in multi-core systems: an in-depth analysis. In: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 804\u2013809","DOI":"10.3850\/9783981537079_0072"},{"key":"3326_CR9","doi-asserted-by":"crossref","unstructured":"Chantem T, Xiang Y, Hu XS, Dick RP (2013) Enhancing multicore reliability through wear compensation in online assignment and scheduling. In: 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1373\u20131378","DOI":"10.7873\/DATE.2013.281"},{"key":"3326_CR10","doi-asserted-by":"crossref","unstructured":"Chen CC, Milor L (2013) System-level modeling and microprocessor reliability analysis for backend wearout mechanisms. In: Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium, pp 1615\u20131620","DOI":"10.7873\/DATE.2013.328"},{"key":"3326_CR11","unstructured":"Cho M, Kulkarni J, Tokunaga C, Khellah M, Tschanz J (2018) Adaptive voltage system for aging guard-band reduction. US Patent 10,122,347"},{"issue":"9","key":"3326_CR12","doi-asserted-by":"publisher","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2000726","volume":"16","author":"AK Coskun","year":"2008","unstructured":"Coskun AK, Rosing T, Whisnant KA, Gross KC (2008) Static and dynamic temperature-aware scheduling for multiprocessor SoCs. IEEE Trans VLSI Syst 16(9):1127\u20131140","journal-title":"IEEE Trans VLSI Syst"},{"issue":"10","key":"3326_CR13","doi-asserted-by":"publisher","first-page":"1503","DOI":"10.1109\/TCAD.2009.2026357","volume":"28","author":"AK Coskun","year":"2009","unstructured":"Coskun AK, Rosing TS, Gross KC (2009) Utilizing predictors for efficient thermal management in multiprocessor SoCs. IEEE Trans Comput Aided Des Integr Circuits Syst 28(10):1503\u20131516","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3326_CR14","doi-asserted-by":"crossref","unstructured":"Das A, Shafik RA, Merrett GV, Al-Hashimi BM, Kumar A, Veeravalli B (2014) Reinforcement learning-based inter-and intra-application thermal optimization for lifetime improvement of multicore systems. In: Proceedings of the 51st Annual Design Automation Conference (DAC). ACM, pp 1\u20136","DOI":"10.1145\/2593069.2593199"},{"key":"3326_CR15","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1016\/j.microrel.2018.06.016","volume":"91","author":"S Es\u2019haghi","year":"2018","unstructured":"Es\u2019haghi S, Eshghi M (2018) Lifetime-aware scheduling in high level synthesis. Microelectron Reliab 91:86\u201397","journal-title":"Microelectron Reliab"},{"key":"3326_CR16","volume-title":"Engineering problem solving with MATLAB","author":"DM Etter","year":"1993","unstructured":"Etter DM, Etter DM, Etter DM (1993) Engineering problem solving with MATLAB, vol 2. Prentice Hall, Englewood Cliffs"},{"key":"3326_CR17","doi-asserted-by":"crossref","unstructured":"Feng S, Gupta S, Ansari A, Mahlke S (2010) Maestro: orchestrating lifetime reliability in chip multiprocessors. In: International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC). Springer, pp 186\u2013200","DOI":"10.1007\/978-3-642-11515-8_15"},{"key":"3326_CR18","doi-asserted-by":"crossref","unstructured":"Gomez AF, Gomez R, Champac V (2018) A metric-guided gate-sizing methodology for aging guardband reduction. In: 2018 IEEE 19th Latin-American Test Symposium (LATS). IEEE, pp 1\u20136","DOI":"10.1109\/LATW.2018.8349677"},{"key":"3326_CR19","doi-asserted-by":"crossref","unstructured":"Gunadi E, Sinkar AA, Kim NS, Lipasti MH (2010) Combating aging with the colt duty cycle equalizer. In: 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, pp 103\u2013114","DOI":"10.1109\/MICRO.2010.37"},{"key":"3326_CR20","unstructured":"Gustafsson J, Betts A, Ermedahl A, Lisper B (2010) The M\u00e4lardalen WCET benchmarks: past, present and future. In: 10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik"},{"key":"3326_CR21","doi-asserted-by":"crossref","unstructured":"Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB (2001) Mibench: a free, commercially representative embedded benchmark suite. In: Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. (WWC-4) (Cat. No. 01EX538). IEEE, pp 3\u201314","DOI":"10.1109\/WWC.2001.990739"},{"key":"3326_CR22","doi-asserted-by":"crossref","unstructured":"Hashimoto M, Masuda Y (2018) Mttf-aware design methodology for adaptive voltage scaling. In: 2018 China Semiconductor Technology International Conference (CSTIC). IEEE, pp 1\u20134","DOI":"10.1109\/CSTIC.2018.8369326"},{"issue":"1","key":"3326_CR23","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1145\/2785988","volume":"48","author":"H Hong","year":"2015","unstructured":"Hong H, Lim J, Lim H, Kang S (2015) Lifetime reliability enhancement of microprocessors: mitigating the impact of negative bias temperature instability. ACM Comput Surv (CSUR) 48(1):9","journal-title":"ACM Comput Surv (CSUR)"},{"key":"3326_CR24","doi-asserted-by":"crossref","unstructured":"Horowitz M, Indermaur T, Gonzalez R (1994) Low-power digital design. In: Proceedings of 1994 IEEE Symposium on Low Power Electronics. IEEE, pp 8\u201311","DOI":"10.1109\/LPE.1994.573184"},{"key":"3326_CR25","unstructured":"JEP122F JS (2010) Failure mechanisms and models for semiconductor devices. JEDEC Solid State Technology Association, Arlington, VA"},{"key":"3326_CR26","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1016\/j.microrel.2018.04.015","volume":"85","author":"M Karami","year":"2018","unstructured":"Karami M, Abdi A, Zarandi HR (2018) A cross-layer aging-aware task scheduling approach for multiprocessor embedded systems. Microelectron Reliab 85:190\u2013197","journal-title":"Microelectron Reliab"},{"key":"3326_CR27","doi-asserted-by":"crossref","unstructured":"Kashefi E, Zarandi HR, Gordon-Ross A (2016) Postponing wearout failures in chip multiprocessors using thermal management and thread migration. In: 2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE, pp 1\u20137","DOI":"10.1109\/ReCoSoC.2016.7533906"},{"key":"3326_CR28","doi-asserted-by":"crossref","unstructured":"Khan H, Bashir Q, Hashmi MU (2018) Scheduling based energy optimization technique in multiprocessor embedded systems. In: 2018 International Conference on Engineering and Emerging Technologies (ICEET). IEEE, pp 1\u20138","DOI":"10.1109\/ICEET1.2018.8338643"},{"issue":"5","key":"3326_CR29","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1109\/TC.2009.76","volume":"59","author":"O Khan","year":"2009","unstructured":"Khan O, Kundu S (2009) Thread relocation: a runtime architecture for tolerating hard errors in chip multiprocessors. IEEE Trans Comput 59(5):651\u2013665","journal-title":"IEEE Trans Comput"},{"issue":"9","key":"3326_CR30","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/TC.2018.2816014","volume":"67","author":"H Khdr","year":"2018","unstructured":"Khdr H, Amrouch H, Henkel J (2018) Aging-aware boosting. IEEE Trans Comput 67(9):1217\u20131230","journal-title":"IEEE Trans Comput"},{"key":"3326_CR31","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1016\/j.vlsi.2017.03.013","volume":"59","author":"N Khoshavi","year":"2017","unstructured":"Khoshavi N, Ashraf RA, DeMara RF, Kiamehr S, Oboril F, Tahoori MB (2017) Contemporary CMOS aging mitigation techniques: survey, taxonomy, and methods. Integration 59:10\u201322","journal-title":"Integration"},{"key":"3326_CR32","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1016\/j.mejo.2018.01.024","volume":"74","author":"T Kim","year":"2018","unstructured":"Kim T, Liu Z, Tan SXD (2018) Dynamic reliability management based on resource-based em modeling for multi-core microprocessors. Microelectron J 74:106\u2013115","journal-title":"Microelectron J"},{"key":"3326_CR33","doi-asserted-by":"crossref","unstructured":"Kumar R, Sachan A, Gogoi A, Ghoshal B (2020) Application phase behavior guided thermal management of embedded platforms. IEEE Embed Syst Lett","DOI":"10.1109\/LES.2020.2967505"},{"issue":"7","key":"3326_CR34","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/TC.2018.2789904","volume":"67","author":"H Lee","year":"2018","unstructured":"Lee H, Shafique M, Al Faruque MA (2018) Aging-aware workload management on embedded GPU under process variation. IEEE Trans Comput 67(7):920\u2013933","journal-title":"IEEE Trans Comput"},{"issue":"11","key":"3326_CR35","doi-asserted-by":"publisher","first-page":"2857","DOI":"10.1109\/TCAD.2018.2857279","volume":"37","author":"Y Lee","year":"2018","unstructured":"Lee Y, Chwa HS, Shin KG, Wang S (2018) Thermal-aware resource management for embedded real-time systems. IEEE Trans Comput Aided Des Integr Circuits Syst 37(11):2857\u20132868","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"3326_CR36","doi-asserted-by":"publisher","first-page":"700","DOI":"10.1109\/TVLSI.2018.2878664","volume":"27","author":"S Lerner","year":"2018","unstructured":"Lerner S, Yilmaz I, Taskin B (2018) Custard: ASIC workload-aware reliable design for multicore IoT processors. IEEE Trans Very Large Scale Integr VLSI Syst 27(3):700\u2013710","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"3326_CR37","doi-asserted-by":"crossref","unstructured":"Li S, Ahn JH, Strong RD, Brockman JB, Tullsen DM, Jouppi NP (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). ACM, pp 469\u2013480","DOI":"10.1145\/1669112.1669172"},{"key":"3326_CR38","doi-asserted-by":"crossref","unstructured":"Liang H, Dai Y, Yi M, Xu D, Huang Z (2015) Mttf-aware reliability task scheduling for heterogeneous multicore system. In: International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP). Springer, pp 716\u2013727","DOI":"10.1007\/978-3-319-27122-4_50"},{"issue":"1","key":"3326_CR39","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCAD.2018.2801242","volume":"38","author":"W Liu","year":"2018","unstructured":"Liu W, Yi J, Li M, Chen P, Yang L (2018) Energy-efficient application mapping and scheduling for lifetime guaranteed MPSoCS. IEEE Trans Comput Aided Des Integr Circuits Syst 38(1):1\u201314","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3326_CR40","unstructured":"Liu Z, Xu T, Tan SXD, Wang H (2013) Dynamic thermal management for multi-core microprocessors considering transient thermal effects. In: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp 473\u2013478"},{"issue":"6","key":"3326_CR41","doi-asserted-by":"publisher","first-page":"1895","DOI":"10.1109\/TVLSI.2017.2669144","volume":"25","author":"Y Ma","year":"2017","unstructured":"Ma Y, Chantem T, Dick RP, Hu XS (2017) Improving system-level lifetime reliability of multicore soft real-time systems. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(6):1895\u20131905","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"3326_CR42","doi-asserted-by":"crossref","unstructured":"Masrur A, Kindt P, Becker M, Chakraborty S, Kleeberger V, Barke M, Schlichtmann U (2012) Schedulability analysis for processors with aging-aware autonomic frequency scaling. In: 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE, pp 11\u201320","DOI":"10.1109\/RTCSA.2012.57"},{"key":"3326_CR43","doi-asserted-by":"crossref","unstructured":"Mercati P, Bartolini A, Paterna F, Rosing TS, Benini L (2014) A linux-governor based dynamic reliability manager for android mobile devices. In: 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1\u20134","DOI":"10.7873\/DATE.2014.117"},{"issue":"8","key":"3326_CR44","doi-asserted-by":"publisher","first-page":"1427","DOI":"10.1109\/TCAD.2018.2846629","volume":"38","author":"I Moghaddasi","year":"2018","unstructured":"Moghaddasi I, Fouman A, Salehi ME, Kargahi M (2018) Instruction-level NBTI stress estimation and its application in runtime aging prediction for embedded processors. IEEE Trans Comput Aided Des Integr Circuits Syst 38(8):1427\u20131437","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3326_CR45","doi-asserted-by":"crossref","unstructured":"Moghaddasi I, Nasab MES, Kargahi M (2019) Aging-aware instruction-level statistical dynamic timing analysis for embedded processors. IEEE Trans Very Large Scale Integr (VLSI) Syst","DOI":"10.1109\/TVLSI.2019.2947757"},{"key":"3326_CR46","doi-asserted-by":"crossref","unstructured":"Mohammadi FD, Heh D (2019) Power management through aging-based task scheduling algorithms for smart grids. In: 2019 IEEE Power & Energy Society Innovative Smart Grid Technologies Conference (ISGT). IEEE, pp 1\u20135","DOI":"10.1109\/ISGT.2019.8791657"},{"issue":"1","key":"3326_CR47","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/MC.2006.31","volume":"39","author":"V Narayanan","year":"2006","unstructured":"Narayanan V, Xie Y (2006) Reliability concerns in embedded system designs. Computer 39(1):118\u2013120","journal-title":"Computer"},{"issue":"4","key":"3326_CR48","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1515\/aot-2015-0036","volume":"4","author":"M Neisser","year":"2015","unstructured":"Neisser M, Wurm S (2015) Itrs lithography roadmap: 2015 challenges. Adv Opt Technol 4(4):235\u2013240","journal-title":"Adv Opt Technol"},{"key":"3326_CR49","doi-asserted-by":"publisher","first-page":"587","DOI":"10.1016\/j.future.2017.02.015","volume":"78","author":"J Pag\u00e1n","year":"2018","unstructured":"Pag\u00e1n J, Zapater M, Ayala JL (2018) Power transmission and workload balancing policies in ehealth mobile cloud computing scenarios. Future Gener Comput Syst 78:587\u2013601","journal-title":"Future Gener Comput Syst"},{"issue":"1","key":"3326_CR50","doi-asserted-by":"publisher","first-page":"115","DOI":"10.5573\/JSTS.2018.18.1.115","volume":"18","author":"H Pourmeidani","year":"2018","unstructured":"Pourmeidani H, Sharma A, Choo K, Hassan M, Choi M, Kim K, Jang B (2018) Dynamic temperature aware scheduling for CPU-GPU 3D multicore processor with regression predictor. J Semicond Technol Sci 18(1):115\u2013124","journal-title":"J Semicond Technol Sci"},{"key":"3326_CR51","unstructured":"Reinman G, Jouppi NP (2000) Cacti 2.0: an integrated cache timing and power model. Western Research Lab Research Report 7"},{"key":"3326_CR52","doi-asserted-by":"crossref","unstructured":"Rohbani N, Gau H, Mohammadinejad S, Maiti TK, Navarro D, Miura-Mattausch M, Mattausch HJ, Takatsuka H (2019) Power reduction and bti mitigation of data-cache memory based on the storage management of narrow-width values. IEEE Trans Very Large Scale Integr (VLSI) Syst","DOI":"10.1109\/TVLSI.2019.2909488"},{"issue":"2","key":"3326_CR53","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/TDMR.2018.2817369","volume":"18","author":"N Rohbani","year":"2018","unstructured":"Rohbani N, Miremadi SG (2018) A low-overhead integrated aging and SEU sensor. IEEE Trans Device Mater Reliab 18(2):205\u2013213","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"3326_CR54","doi-asserted-by":"crossref","unstructured":"Safari M, Shirmohammadi Z, Rohbani N, Farbeh H (2018) WiP: floating xy-yx: an efficient thermal management routing algorithm for 3D NoCs. In: 2018 IEEE 16th Intl Conf on Dependable, Autonomic and Secure Computing, 16th Intl Conf on Pervasive Intelligence and Computing, 4th Intl Conf on Big Data Intelligence and Computing and Cyber Science and Technology Congress (DASC\/PiCom\/DataCom\/CyberSciTech). IEEE, pp 736\u2013741","DOI":"10.1109\/DASC\/PiCom\/DataCom\/CyberSciTec.2018.00128"},{"key":"3326_CR55","first-page":"37","volume":"19","author":"M Santarini","year":"2005","unstructured":"Santarini M (2005) Thermal integrity: a must for low-power-IC digital design. EDN 19:37\u201338","journal-title":"EDN"},{"key":"3326_CR56","unstructured":"Skadron K, Stan M, Barcella M, Dwarka A, Huang W, Li Y, Ma Y, Naidu, A, Parikh D, Re P et al (2002) Hotspot: techniques for modeling thermal effects at the processor-architecture level. In: International Workshop on Thermal Investigations of ICs and Systems"},{"issue":"1","key":"3326_CR57","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1145\/980152.980157","volume":"1","author":"K Skadron","year":"2004","unstructured":"Skadron K, Stan MR, Sankaranarayanan K, Huang W, Velusamy S, Tarjan D (2004) Temperature-aware microarchitecture: modeling and implementation. ACM Trans Archit Code Optim 1(1):94\u2013125","journal-title":"ACM Trans Archit Code Optim"},{"key":"3326_CR58","doi-asserted-by":"crossref","unstructured":"Tan S, Tahoori M, Kim T, Wang S, Sun Z, Kiamehr S (2019) Aging-aware standard cell library optimization methods. In: Long-Term Reliability of Nanometer VLSI Systems. Springer, pp 323\u2013342","DOI":"10.1007\/978-3-030-26172-6_15"},{"key":"3326_CR59","doi-asserted-by":"crossref","unstructured":"Tiwari A, Torrellas J (2008) Facelift: hiding and slowing down aging in multicores. In: Proceedings of the 41st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society, pp 129\u2013140","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"3326_CR60","unstructured":"Viswanath R, Wakharkar V, Watwe A, Lebonheur V et al (2000) Thermal performance challenges from silicon to systems. Intel Technol J"},{"key":"3326_CR61","doi-asserted-by":"crossref","unstructured":"Wang J, Lu J, Guo S, Chen Z, Li Y (2018) A thermal balance oriented task mapping for CMPs. In: Proceedings of the 8th International Conference on Information Communication and Management (ICIM). ACM, pp 12\u201316","DOI":"10.1145\/3268891.3268902"},{"key":"3326_CR62","doi-asserted-by":"crossref","unstructured":"Winter JA, Albonesi DH, Shoemaker CA (2010) Scalable thread scheduling and global power management for heterogeneous many-core architectures. In: 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE, pp 29\u201339","DOI":"10.1145\/1854273.1854283"},{"issue":"1","key":"3326_CR63","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1007\/s11265-015-0994-4","volume":"84","author":"J Zhou","year":"2016","unstructured":"Zhou J, Yan J, Chen J, Wei T (2016) Peak temperature minimization via task allocation and splitting for heterogeneous mpsoc real-time systems. J Signal Process Syst 84(1):111\u2013121","journal-title":"J Signal Process Syst"},{"key":"3326_CR64","unstructured":"Zuo X, Gupta SK (2017) Asymmetric sizing: An effective design approach for SRAM cells against BTI aging. In: 2017 IEEE 35th VLSI Test Symposium (VTS). IEEE, pp 1\u20136"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03326-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-020-03326-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03326-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T17:46:35Z","timestamp":1696182395000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-020-03326-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,29]]},"references-count":64,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,2]]}},"alternative-id":["3326"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03326-7","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2020,5,29]]},"assertion":[{"value":"29 May 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}