{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T06:08:16Z","timestamp":1773382096224,"version":"3.50.1"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1007\/s11227-020-03365-0","type":"journal-article","created":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T10:40:10Z","timestamp":1593600010000},"page":"2667-2680","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["ILP formulation and heuristic method for energy-aware application mapping on 3D-NoCs"],"prefix":"10.1007","volume":"77","author":[{"given":"Yigitcan","family":"Nalci","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3396-8782","authenticated-orcid":false,"given":"Pinar","family":"Kullu","sequence":"additional","affiliation":[]},{"given":"Suleyman","family":"Tosun","sequence":"additional","affiliation":[]},{"given":"Ozcan","family":"Ozturk","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,1]]},"reference":[{"key":"3365_CR1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) Report 2015, http:\/\/www.itrs2.net\/"},{"key":"3365_CR2","doi-asserted-by":"crossref","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip inteconnection networks. In: Proceedings of the 38th Annual Design Automation Conference, pp 684\u2013689","DOI":"10.1145\/378239.379048"},{"key":"3365_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7618-5","volume-title":"3D integration for NoC-based SoC architectures","author":"A Sheibanyrad","year":"2011","unstructured":"Sheibanyrad A, P\u00e9trot F, Jantsch A (2011) 3D integration for NoC-based SoC architectures. Springer, Berlin"},{"issue":"1","key":"3365_CR4","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1109\/JSSC.2010.2074070","volume":"46","author":"G Van der Plas","year":"2011","unstructured":"Van der Plas G et al (2011) Design issues and considerations for low-cost 3-D TSV IC technology. IEEE J Solid-State Circ 46(1):293\u2013307","journal-title":"IEEE J Solid-State Circ"},{"key":"3365_CR5","doi-asserted-by":"crossref","unstructured":"Tosun S, Ozturk O, Ozen M (2009, October) An ILP formulation for application mapping onto network-on-chips. In: 2009 International Conference on Application of Information and Communication Technologies, pp 1\u20135. IEEE","DOI":"10.1109\/ICAICT.2009.5372524"},{"issue":"1","key":"3365_CR6","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.sysarc.2010.10.001","volume":"57","author":"S Tosun","year":"2011","unstructured":"Tosun S (2011) New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs. J Syst Architect 57(1):69\u201378","journal-title":"J Syst Architect"},{"issue":"2","key":"3365_CR7","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1109\/TVLSI.2013.2240708","volume":"22","author":"PK Sahu","year":"2014","unstructured":"Sahu PK, Shah T, Manna K, Chattopadhyay S (2014) Application mapping onto mesh-based network-on-chip using discrete particle swarm optimization. IEEE Trans Very Large Scale Integr Syst 22(2):300\u2013312","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"4","key":"3365_CR8","doi-asserted-by":"publisher","first-page":"622","DOI":"10.1007\/s11704-016-5196-0","volume":"11","author":"C Huang","year":"2017","unstructured":"Huang C, Zhang D, Song G (2017) A novel mapping algorithm for three-dimensional network on chip based on quantum-behaved particle swarm optimization. Front Comput Sci 11(4):622\u2013631","journal-title":"Front Comput Sci"},{"issue":"1","key":"3365_CR9","doi-asserted-by":"publisher","first-page":"6","DOI":"10.3390\/electronics9010006","volume":"9","author":"J Fang","year":"2020","unstructured":"Fang J, Yu T, Wei Z (2020) Improved ant colony algorithm based on task scale in network on chip (NoC) mapping. Electronics 9(1):6","journal-title":"Electronics"},{"issue":"23","key":"3365_CR10","doi-asserted-by":"publisher","first-page":"7297","DOI":"10.3923\/itj.2013.7297.7304","volume":"12","author":"G Fen","year":"2013","unstructured":"Fen G, Gui F, Shuang Y, Ning W (2013) Power-and thermal-aware mapping for 3D network-on-chip. Inf Technol J 12(23):7297\u20137304","journal-title":"Inf Technol J"},{"key":"3365_CR11","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.nancom.2017.11.002","volume":"18","author":"MZ Dageleh","year":"2018","unstructured":"Dageleh MZ, Jamali MAJ (2018) V-CastNet3D: a novel clustering-based mapping in 3-D network on chip. Nano Commun Netw 18:51\u201361","journal-title":"Nano Commun Netw"},{"key":"3365_CR12","doi-asserted-by":"crossref","unstructured":"Wang J, Li L, Pan H, He S, Zhang R (2011) Latency-aware mapping for 3D NoC using rank-based multi-objective genetic algorithm. In: 2011 9th IEEE International Conference on ASIC, pp 413\u2013416","DOI":"10.1109\/ASICON.2011.6157209"},{"key":"3365_CR13","doi-asserted-by":"publisher","first-page":"538","DOI":"10.1016\/j.procs.2014.07.065","volume":"34","author":"H Elmiligi","year":"2014","unstructured":"Elmiligi H, Gebali F, El-Kharashi MW (2014) Power-aware mapping for 3D-NoC designs using genetic algorithms. Procedia Comput Sci 34:538\u2013543","journal-title":"Procedia Comput Sci"},{"issue":"1","key":"3365_CR14","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/2968446","volume":"16","author":"K Manna","year":"2016","unstructured":"Manna K, Swami S, Chattopadhyay S, Sengupta I (2016) Integrated through-silicon via placement and application mapping for 3D mesh-based NoC design. ACM Trans Embedd Comput Syst 16(1):24","journal-title":"ACM Trans Embedd Comput Syst"},{"key":"3365_CR15","unstructured":"Hu J, Marculescu R (2003) Exploiting the routing flexibility for energy\/performance aware mapping of regular NoC architectures. In: 2003 Design, Automation and Test in Europe Conference and Exhibition, pp 688\u2013693"},{"issue":"9","key":"3365_CR16","doi-asserted-by":"publisher","first-page":"4842","DOI":"10.1007\/s11227-018-2491-6","volume":"74","author":"S Tosun","year":"2018","unstructured":"Tosun S, Ajabshir VB (2018) Energy-aware partitioning of fault-tolerant irregular topologies for 3D network-on-chips. J Supercomput 74(9):4842\u20134863","journal-title":"J Supercomput"},{"key":"3365_CR17","unstructured":"https:\/\/www.fico.com\/en\/products\/fico-xpress-optimization"},{"issue":"3","key":"3365_CR18","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1007\/s11227-014-1348-x","volume":"71","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ozturk O, Ozkan E, Ozen M (2015) Application mapping algorithms for mesh-based network-on-chip architectures. J Supercomput 71(3):995\u20131017","journal-title":"J Supercomput"},{"issue":"1","key":"3365_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.6.1","volume":"6","author":"M Janidarmian","year":"2009","unstructured":"Janidarmian M, Khademzadeh A, Tavanpour M (2009) Onyx: a new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip. IEICE Electron Express 6(1):1\u20137","journal-title":"IEICE Electron Express"},{"issue":"4","key":"3365_CR20","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","volume":"14","author":"K Srinivasan","year":"2006","unstructured":"Srinivasan K, Chatha KS, Konjevod G (2006) Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr Syst 14(4):407\u2013420","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"3","key":"3365_CR21","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1145\/2870633","volume":"21","author":"Z Qian","year":"2016","unstructured":"Qian Z, Bogdan P, Tsui CY, Marculescu R (2016) Performance evaluation of noc-based multicore systems: From traffic analysis to noc latency modeling. ACM Trans Des Autom Electron Syst 21(3):52","journal-title":"ACM Trans Des Autom Electron Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03365-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-020-03365-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03365-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T01:01:45Z","timestamp":1625101305000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-020-03365-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,3]]}},"alternative-id":["3365"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03365-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]},"assertion":[{"value":"1 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}