{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T01:12:33Z","timestamp":1776820353798,"version":"3.51.2"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T00:00:00Z","timestamp":1604534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T00:00:00Z","timestamp":1604534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s11227-020-03475-9","type":"journal-article","created":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T11:02:57Z","timestamp":1604574177000},"page":"5319-5353","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Toward a general framework for jointly processor-workload empirical modeling"],"prefix":"10.1007","volume":"77","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3330-4564","authenticated-orcid":false,"given":"Hamed","family":"Sheidaeian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omid","family":"Fatemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,11,5]]},"reference":[{"key":"3475_CR1","doi-asserted-by":"crossref","unstructured":"Lee BC, Brooks DM (2007) Illustrative Design Space Studies with Microarchitectural Regression Models. In: IEEE 13th International Symposium on High-Performance Computer Architecture","DOI":"10.1109\/HPCA.2007.346211"},{"key":"3475_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1839667.1839670","volume":"7","author":"BC Lee","year":"2010","unstructured":"Lee BC, Brooks DM (2010) Applied inference: case studies in microarchitectural design. ACM Transactions on Architecture and Code Optimization 7:1\u201337","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"3475_CR3","unstructured":"Steen SVD et al (2015) Micro-architecture independent analytical processor performance and power modeling. In: IEEE Computer Society"},{"issue":"12","key":"3475_CR4","first-page":"3537","volume":"65","author":"SVD Steen","year":"2016","unstructured":"Steen SVD et al (2016) Analytical processor performance and power modeling using micro-architecture independent characteristics\u201d. IEEE Transactions on Computers 65(12):3537","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"3475_CR5","doi-asserted-by":"publisher","first-page":"755","DOI":"10.1109\/TC.2017.2780239","volume":"67","author":"R Jongerius","year":"2018","unstructured":"Jongerius R et al (2018) Analytic multi-core processor model for fast design-space exploration. IEEE Transactions on Computers 67(6):755","journal-title":"IEEE Transactions on Computers"},{"key":"3475_CR6","doi-asserted-by":"crossref","unstructured":"Cui W et al (2018) Charm: a language for closed-form high-level architecture modeling. In: ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","DOI":"10.1109\/ISCA.2018.00023"},{"issue":"3","key":"3475_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2629677","volume":"11","author":"TE Carlson","year":"2014","unstructured":"Carlson TE et al (2014) An evaluation of high-level mechanistic core models. ACM Transactions on Architecture and Code Optimization 11(3):1\u201325","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"issue":"4","key":"3475_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2678277","volume":"11","author":"MB Breughe","year":"2015","unstructured":"Breughe MB, Eyerman S, Eeckhout L (2015) Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance. ACM Transactions on Architecture and Code Optimization 11(4):1\u201326","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"issue":"2","key":"3475_CR9","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1049\/iet-cdt.2016.0148","volume":"12","author":"Hoda Ahmadinejad","year":"2018","unstructured":"Ahmadinejad Hoda, Fatemi Omid (2018) Moving Towards Grey-Box Predictive Models at Micro-architecture Level by Investigating Inherent Program Characteristics. IET Computers & Digital Techniques 12(2):53","journal-title":"IET Computers & Digital Techniques"},{"key":"3475_CR10","doi-asserted-by":"crossref","unstructured":"Zhang Y et al (2017) A novel evaluation method for superscalar out-of-order ARM microprocessors targeting android applications. In: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)","DOI":"10.1109\/PACRIM.2017.8121881"},{"issue":"2","key":"3475_CR11","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/LCA.2018.2849983","volume":"12","author":"SD Pestel","year":"2018","unstructured":"Pestel SD et al (2018) RPPM: Rapid performance prediction of multithreaded applications on multicore hardware. IEEE Computer Architecture Letters 12(2):183","journal-title":"IEEE Computer Architecture Letters"},{"key":"3475_CR12","doi-asserted-by":"crossref","unstructured":"Silvano C et al (2010) MULTICUBE: multi-objective design space exploration of multi-core architectures. In: IEEE Computer Society Annual Symposium on VLSI","DOI":"10.1109\/ISVLSI.2010.67"},{"key":"3475_CR13","doi-asserted-by":"crossref","unstructured":"Thornton C et al (2013) Auto-WEKA: combined selection and hyperparameter optimization of classification algorithms. In: 19th ACM SIGKDD International Conference on Knowledge discovery and data mining","DOI":"10.1145\/2487575.2487629"},{"key":"3475_CR14","doi-asserted-by":"crossref","unstructured":"Hutter F, Hoos HH, Leyton-Brown K (2011) Sequential model-based optimization for general algorithm configuration. In: 5th International Conference on Learning and Intelligent Optimization Italy","DOI":"10.1007\/978-3-642-25566-3_40"},{"key":"3475_CR15","unstructured":"Joseph P, Vaswani K, Thazhuthaveetil MJ (2006) Construction and use of linear regression models for processor performance analysis. In: 12th Symposium on High-Performance Computer Architecture"},{"key":"3475_CR16","doi-asserted-by":"crossref","unstructured":"Lee BC, Brooks DM (2006) Accurate and efficient regression modeling for microarchitectural performance and power prediction. In: 12th International Conference on Architectural Support for Programming Languages and Operating Systems","DOI":"10.1145\/1168857.1168881"},{"issue":"12","key":"3475_CR17","doi-asserted-by":"publisher","first-page":"882","DOI":"10.1109\/TCSII.2013.2285966","volume":"60","author":"R Rodrigues","year":"2013","unstructured":"Rodrigues R et al (2013) A study on the use of performance counters to estimate power in microprocessors. IEEE Transactions on Circuits and Systems II: Express Briefs 60(12):882","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"3475_CR18","doi-asserted-by":"crossref","unstructured":"Powell MD et al (2009) CAMP: a technique to estimate per-structure power at run-time using a few simple parameters. In: The IEEE 15th International Symposium on High-Performance Computer Architecture","DOI":"10.1109\/HPCA.2009.4798264"},{"key":"3475_CR19","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1007\/s00450-011-0190-0","volume":"27","author":"C Lively","year":"2011","unstructured":"Lively C et al (2011) Power-aware predictive models of hybrid (MPI\/OpenMP) scientific applications on multicore systems. Computer Science-Research and Development, Springer 27:245","journal-title":"Computer Science-Research and Development, Springer"},{"issue":"3","key":"3475_CR20","first-page":"93","volume":"10","author":"S Vijayalakshmi","year":"2011","unstructured":"Vijayalakshmi S et al (2011) A study on factors influencing power consumption in multithreaded and multi-core CPUs. WSEAS Transactions on Computers 10(3):93","journal-title":"WSEAS Transactions on Computers"},{"key":"3475_CR21","doi-asserted-by":"crossref","unstructured":"Lee BC et al (2008) CPR: composable performance regression for scalable multiprocessor models. In: The International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2008.4771797"},{"key":"3475_CR22","doi-asserted-by":"crossref","unstructured":"Wu W, Lee BC (2012) Inferred models for dynamic and sparse hardware-software spaces. In: The 45th Annual IEEE\/ACM International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2012.45"},{"key":"3475_CR23","doi-asserted-by":"publisher","first-page":"1505","DOI":"10.1007\/s10586-019-03011-2","volume":"23","author":"MH Shafiabadi","year":"2020","unstructured":"Shafiabadi MH et al (2020) Comprehensive Regression-based Model to Predict Performance of General-Purpose Graphics Processing Unit. Journal of Cluster Computing 23:1505","journal-title":"Journal of Cluster Computing"},{"issue":"4","key":"3475_CR24","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1328195.1328196","volume":"4","author":"E Ipek","year":"2008","unstructured":"Ipek E et al (2008) Efficient architectural design space exploration via predictive modeling. ACM Transactions on Architecture and Code Optimization 4(4):1\u201334","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"3475_CR25","doi-asserted-by":"crossref","unstructured":"O\u2019Neal K, Brisk P (2018) Predictive modeling for CPU, GPU, and FPGA performance and power consumption: a survey. In: IEEE Computer Society Annual Symposium on VLSI","DOI":"10.1109\/ISVLSI.2018.00143"},{"key":"3475_CR26","doi-asserted-by":"crossref","unstructured":"Dubach C, Jones TM, O\u2019Boyle MFP (2007) Microarchitectural design space exploration using an architecture-centric approach. In: The 40th Annual IEEE\/ACM International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2007.12"},{"key":"3475_CR27","doi-asserted-by":"crossref","unstructured":"Dubach C, Jones TM, O\u2019Boyle MFP (2009) Rapid early-stage microarchitecture design using predictive models. In: The IEEE International Conference on Computer Design","DOI":"10.1109\/ICCD.2009.5413141"},{"key":"3475_CR28","doi-asserted-by":"crossref","unstructured":"Lee BC et al (2007) Methods of inference and learning for performance modeling of parallel applications. In: The 12th ACM SIGPLAN Symposium on Principles and practice of parallel programming","DOI":"10.1145\/1229428.1229479"},{"key":"3475_CR29","doi-asserted-by":"crossref","unstructured":"Ozisikyilmaz B, Memik G, Choudhary A (2008) Efficient system design space exploration using machine learning techniques. In: The 45th ACM\/IEEE Design Automation Conference","DOI":"10.1145\/1391469.1391712"},{"key":"3475_CR30","doi-asserted-by":"crossref","unstructured":"Yan W, Liu J, Lin C (2010) A hybrid modeling approach to microarchitecture design space exploring. In: The 9th International Conference on Grid and Cooperative Computing","DOI":"10.1109\/GCC.2010.33"},{"key":"3475_CR31","doi-asserted-by":"crossref","unstructured":"Joseph PJ, Vaswani K, Thazhuthaveetil MJ (2006) A predictive performance model for superscalar processors. In: The 39th Annual IEEE\/ACM International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2006.6"},{"key":"3475_CR32","doi-asserted-by":"crossref","unstructured":"Dubach C, Jones TM, O\u2019Boyle MFP (2008) Exploring and predicting the architecture\/optimizing compiler co-design space. In: The International Conference on Compilers, Architectures, and Synthesis for Embedded Systems","DOI":"10.1145\/1450095.1450103"},{"issue":"10","key":"3475_CR33","doi-asserted-by":"publisher","first-page":"457","DOI":"10.1016\/j.sysarc.2009.09.004","volume":"55","author":"B Li","year":"2009","unstructured":"Li B, Peng L, Ramadass B (2009) Accurate and efficient processor performance prediction via regression tree-based modeling. Journal of Systems Architecture: the EUROMICRO Journal archive 55(10):457","journal-title":"Journal of Systems Architecture: the EUROMICRO Journal archive"},{"key":"3475_CR34","doi-asserted-by":"crossref","unstructured":"T. Chen et al., \u201cEffective and Efficient Microprocessor Design Space Exploration Using Unlabeled Design Configurations\u201d, ACM Transactions on Intelligent Systems and Technology, 2014","DOI":"10.1145\/2542182.2542202"},{"key":"3475_CR35","doi-asserted-by":"crossref","unstructured":"Rai JK et al (2010) Performance prediction on multi-core processors. In: The International Conference on Computational Intelligence and Communication Networks, India","DOI":"10.1109\/CICN.2010.125"},{"key":"3475_CR36","doi-asserted-by":"crossref","unstructured":"Lahiri K, Kunnoth S (2017) Fast IPC estimation for performance projections using proxy suites and decision trees. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","DOI":"10.1109\/ISPASS.2017.7975272"},{"key":"3475_CR37","doi-asserted-by":"crossref","unstructured":"Wang Y et al (2019) Predicting new workload or CPU performance by analyzing public datasets. In: ACM Transactions on Architecture and Code Optimization","DOI":"10.1145\/3284127"},{"key":"3475_CR38","doi-asserted-by":"crossref","unstructured":"Malakar P et al (2018) Benchmarking machine learning methods for performance modeling of scientific applications. In: IEEE\/ACM Conference on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems","DOI":"10.1109\/PMBS.2018.8641686"},{"key":"3475_CR39","doi-asserted-by":"publisher","first-page":"25495","DOI":"10.1109\/ACCESS.2018.2831079","volume":"6","author":"D Li","year":"2018","unstructured":"Li D et al (2018) Processor design space exploration via statistical sampling and semi-supervised ensemble learning. IEEE Access 6:25495","journal-title":"IEEE Access"},{"issue":"1","key":"3475_CR40","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/1656274.1656278","volume":"11","author":"M Hall","year":"2009","unstructured":"Hall M et al (2009) The WEKA data mining software: an update. SIGKDD Explorations 11(1):10","journal-title":"SIGKDD Explorations"},{"issue":"3","key":"3475_CR41","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/MM.2007.56","volume":"27","author":"K Hoste","year":"2007","unstructured":"Hoste K, Eeckhout L (2007) Microarchitecture-Independent Workload Characterization. IEEE Micro 27(3):63","journal-title":"IEEE Micro"},{"key":"3475_CR42","doi-asserted-by":"crossref","unstructured":"Reddi VJ et al (2004) PIN: a binary instrumentation tool for computer architecture research and education. In: 31st International Symposium on Computer Architecture, Germany","DOI":"10.1145\/1275571.1275600"},{"issue":"4\u20135","key":"3475_CR43","doi-asserted-by":"publisher","first-page":"411","DOI":"10.1016\/S0893-6080(00)00026-5","volume":"13","author":"A Hyv\u00e4rinen","year":"2000","unstructured":"Hyv\u00e4rinen A, Oja E (2000) Independent Component Analysis: Algorithms and Applications. Neural Networks 13(4\u20135):411","journal-title":"Neural Networks"},{"issue":"12","key":"3475_CR44","doi-asserted-by":"publisher","first-page":"1866","DOI":"10.1109\/TPAMI.2005.237","volume":"27","author":"A Topchy","year":"2005","unstructured":"Topchy A, Jain AK, Punch W (2005) Clustering Ensembles: Models of Consensus and Weak Partitions. IEEE Transactions on Pattern Analysis and Machine Intelligence 27(12):1866","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"issue":"11","key":"3475_CR45","doi-asserted-by":"publisher","first-page":"1360","DOI":"10.1109\/TC.2005.184","volume":"54","author":"JJ Yi","year":"2005","unstructured":"Yi JJ, Lilja DJ, Hawkins DM (2005) Improving computer architecture simulation methodology by adding statistical rigor. IEEE Transactions on Computers 54(11):1360","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"3475_CR46","doi-asserted-by":"publisher","first-page":"235","DOI":"10.4055\/cios.2013.5.3.235","volume":"5","author":"J Kim","year":"2013","unstructured":"Kim J, Seo BS (2013) How to calculate sample size and why. Clin Orthop Surg 5(3):235","journal-title":"Clin Orthop Surg"},{"issue":"2","key":"3475_CR47","first-page":"55","volume":"21","author":"MD McKay","year":"1979","unstructured":"McKay MD, Beckman RJ, Conover WJ (1979) A comparison of three methods for selecting values of input variables in the analysis of output from a computer code. Technometrics 21(2):55","journal-title":"Technometrics"},{"key":"3475_CR48","volume-title":"Econometric Methods","author":"J Johnston","year":"1984","unstructured":"Johnston J (1984) Econometric Methods, 3rd edn. McGraw-Hill, New York","edition":"3"},{"key":"3475_CR49","doi-asserted-by":"crossref","unstructured":"Woo SC et al (1995) The SPLASH-2 programs: characterization and methodological considerations. In: The 22nd Annual International Symposium on Computer Architecture","DOI":"10.1145\/223982.223990"},{"key":"3475_CR50","doi-asserted-by":"crossref","unstructured":"Bienia C et al (2008) The PARSEC Benchmark suite: characterization and architectural implications. In: The 17th International Conference on Parallel Architectures and Compilation Techniques","DOI":"10.1145\/1454115.1454128"},{"key":"3475_CR51","doi-asserted-by":"crossref","unstructured":"Breughe M et al (2011) How sensitive is processor customization to the workload\u2019s input datasets?. In: The IEEE 9th Symposium on Application Specific Processors","DOI":"10.1109\/SASP.2011.5941070"},{"key":"3475_CR52","doi-asserted-by":"crossref","unstructured":"Ubal R et al (2012) Multi2Sim: a simulation framework for CPU\u2013GPU computing. In: The 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)","DOI":"10.1145\/2370816.2370865"},{"key":"3475_CR53","doi-asserted-by":"crossref","unstructured":"Li S, et al (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: The 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","DOI":"10.1145\/1669112.1669172"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03475-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-020-03475-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03475-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,26]],"date-time":"2022-11-26T19:58:54Z","timestamp":1669492734000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-020-03475-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,5]]},"references-count":53,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["3475"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03475-9","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,5]]},"assertion":[{"value":"20 October 2020","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 November 2020","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}