{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T04:27:18Z","timestamp":1765772838702,"version":"3.37.3"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2020,11,3]],"date-time":"2020-11-03T00:00:00Z","timestamp":1604361600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,3]],"date-time":"2020-11-03T00:00:00Z","timestamp":1604361600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1007\/s11227-020-03485-7","type":"journal-article","created":{"date-parts":[[2020,11,3]],"date-time":"2020-11-03T12:02:32Z","timestamp":1604404952000},"page":"5176-5197","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Toward novel designs of reversible ternary 6:2 Compressor using efficient reversible ternary full-adders"],"prefix":"10.1007","volume":"77","author":[{"given":"Mohammad-Ali","family":"Asadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0991-1623","authenticated-orcid":false,"given":"Mohammad","family":"Mosleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Majid","family":"Haghparast","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,11,3]]},"reference":[{"key":"3485_CR1","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1088\/1367-2630\/7\/1\/174","volume":"7","author":"DM Hugh","year":"2005","unstructured":"Hugh DM, Twamley J (2005) Trapped-ion qutrit spin molecule quantum computer. New J Phys 7:174","journal-title":"New J Phys"},{"issue":"6","key":"3485_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett CH (1973) Logical Reversibility of Computation. IBM J Res Dev 17(6):525\u2013532","journal-title":"IBM J Res Dev"},{"key":"3485_CR3","doi-asserted-by":"crossref","unstructured":"Islam MS et al (2009) Synthesis of fault tolerant reversible logic circuits. In: Circuits and Systems International Conference on Testing and Diagnosis, 2009, ICTD 2009. IEEE, pp 1\u20134","DOI":"10.1109\/CAS-ICTD.2009.4960883"},{"key":"3485_CR4","unstructured":"Azad Khan M (2002) Design of full adder with reversible gate. In International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp 515\u2013519"},{"issue":"12","key":"3485_CR5","doi-asserted-by":"publisher","first-page":"1113","DOI":"10.1016\/j.sysarc.2008.05.002","volume":"54","author":"MHA Khan","year":"2008","unstructured":"Khan MHA (2008) A recursive method for synthesizing quantum\/reversible quaternary parallel adder\/subtractor with look-ahead carry. J Syst Architect 54(12):1113\u20131121","journal-title":"J Syst Architect"},{"issue":"7","key":"3485_CR6","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1016\/j.sysarc.2007.01.007","volume":"53","author":"MHA Khan","year":"2007","unstructured":"Khan MHA, Perkowski MA (2007) Quantum ternary parallel adder\/subtractor with partially-look-ahead carry. J Syst Architect 53(7):453\u2013464","journal-title":"J Syst Architect"},{"key":"3485_CR7","doi-asserted-by":"crossref","unstructured":"Lisa NJ, Babu HMH (2015) Design of a compact ternary parallel adder\/subtractor circuit in quantum computing. In: IEEE international symposium on multiple-valued logic","DOI":"10.1109\/ISMVL.2015.23"},{"issue":"9","key":"3485_CR8","first-page":"38","volume":"7","author":"VG Deibuk","year":"2015","unstructured":"Deibuk VG, Biloshytskyi AV (2015) Design of a ternary reversible\/quantum adder using genetic algorithm. Int J Inf Technol Comput Sci (IJITCS) 7(9):38\u201345","journal-title":"Int J Inf Technol Comput Sci (IJITCS)"},{"issue":"10","key":"3485_CR9","doi-asserted-by":"publisher","first-page":"977","DOI":"10.1016\/j.sysarc.2008.04.006","volume":"54","author":"MHA Khan","year":"2008","unstructured":"Khan MHA (2008) Synthesis of quaternary reversible\/quantum comparators. J Syst Architect 54(10):977\u2013982","journal-title":"J Syst Architect"},{"key":"3485_CR10","first-page":"2050071","volume":"2019","author":"AT Monfared","year":"2019","unstructured":"Monfared AT, Haghparast M (2019) Quantum ternary multiplication gate (QTMG): toward quantum ternary multiplier and a new realization for ternary toffoli gate. J Circuits Syst Comput 2019:2050071","journal-title":"J Circuits Syst Comput"},{"key":"3485_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1080\/03772063.2019.1567274","volume":"2019","author":"MM Panahi","year":"2019","unstructured":"Panahi MM, Hashemipour O, Navi K (2019) A Novel Design of a Multiplier Using Reversible Ternary Gates. IETE J Res 2019:1\u201310","journal-title":"IETE J Res"},{"key":"3485_CR12","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.micpro.2017.06.022","volume":"53","author":"A Taheri Monfared","year":"2017","unstructured":"Taheri Monfared A, Haghparast M (2017) Designing new ternary reversible subtractor circuits. Microprocess Microsyst 53:51\u201356","journal-title":"Microprocess Microsyst"},{"key":"3485_CR13","doi-asserted-by":"crossref","unstructured":"Khan MHA (2014) Design of ternary reversible sequential circuits. In: International Conference on Electrical and Computer Engineering. Dhaka, 2014","DOI":"10.1109\/ICECE.2014.7026823"},{"key":"3485_CR14","doi-asserted-by":"crossref","unstructured":"Mohammadi M, Haghparast M (2008) On design of multiple-valued sequential reversible circuits for nanotechnology based systems. IEEE Region 10 Conference. Hydarabad","DOI":"10.1109\/TENCON.2008.4766407"},{"key":"3485_CR15","doi-asserted-by":"crossref","unstructured":"Niknafs A (2013) Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don\u2019t cares. Integration. VLSI J","DOI":"10.1016\/j.vlsi.2012.01.002"},{"key":"3485_CR16","unstructured":"Hu Z (2018) Design of ternary reversible\/quantum sequential elements. J Thermoelectr"},{"key":"3485_CR17","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1007\/s11128-020-02707-4","volume":"19","author":"M Asadi","year":"2020","unstructured":"Asadi M, Mosleh M, Haghparast M (2020) An efficient design of reversible ternary fulladder\/fullsubtractor with low quantum cost. Quantum Inf Process 19:204","journal-title":"Quantum Inf Process"},{"key":"3485_CR18","unstructured":"Barbieri C, Moraga C (2020) On the complexity of the cycles based synthesis of ternary reversible circuits. arXiv:2002-07498"},{"key":"3485_CR19","first-page":"5","volume":"1","author":"Z Hu","year":"2018","unstructured":"Hu Z, Deibuk V (2018) Design of ternary reversible\/quantum sequential elements. J Thermoelectr 1:5\u201317","journal-title":"J Thermoelectr"},{"issue":"1\/2","key":"3485_CR20","first-page":"105","volume":"34","author":"M Khan","year":"2020","unstructured":"Khan M (2020) Online testing of ternary reversible multiple-controlled unary gate circuits. J Multiple-Valued Logic Soft Comput 34(1\/2):105\u2013127","journal-title":"J Multiple-Valued Logic Soft Comput"},{"issue":"11","key":"3485_CR21","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1007\/s11128-017-1735-3","volume":"16","author":"M Haghparast","year":"2017","unstructured":"Haghparast M, Wille R, Monfared AT (2017) Towards quantum reversible ternary coded decimal adder. Quantum Inf Process 16(11):284","journal-title":"Quantum Inf Process"},{"key":"3485_CR22","doi-asserted-by":"crossref","unstructured":"Mercy Nesa Rani P, Datta KJJoC (2020) Systems, and computers, improved ternary reversible logic synthesis using group theoretic approach, p 2050192","DOI":"10.1142\/S0218126620501923"},{"key":"3485_CR23","first-page":"1","volume":"1","author":"M-A Asadi","year":"2020","unstructured":"Asadi M-A, Mosleh M, Haghparast M (2020) A novel reversible ternary coded decimal adder\/subtractor. J Ambient Intell Hum Comput 1:1\u201319","journal-title":"J Ambient Intell Hum Comput"},{"issue":"8","key":"3485_CR24","doi-asserted-by":"publisher","first-page":"2556","DOI":"10.1007\/s10773-019-04145-0","volume":"58","author":"Z Ariafar","year":"2019","unstructured":"Ariafar Z, Mosleh M (2019) Effective designs of reversible vedic multiplier. Int J Theor Phys 58(8):2556\u20132574","journal-title":"Int J Theor Phys"},{"key":"3485_CR25","unstructured":"Noorallahzadeh M, Mosleh M (2019) Parity-preserving reversible flip-flops with low quantum cost in nanoscale. J Supercomput 2019:1\u201333"},{"issue":"6","key":"3485_CR26","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1049\/iet-cds.2018.5240","volume":"13","author":"M Noorallahzadeh","year":"2019","unstructured":"Noorallahzadeh M, Mosleh M (2019) Efficient designs of reversible latches with low quantum cost. IET Circuits Dev Syst 13(6):806\u2013815","journal-title":"IET Circuits Dev Syst"},{"key":"3485_CR27","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/j.tcs.2018.06.007","volume":"773","author":"E PourAliAkbar","year":"2019","unstructured":"PourAliAkbar E, Mosleh M (2019) An efficient design for reversible wallace unsigned multiplier. Theoret Comput Sci 773:43\u201352","journal-title":"Theoret Comput Sci"},{"issue":"5","key":"3485_CR28","doi-asserted-by":"publisher","first-page":"2050020","DOI":"10.1142\/S0219749920500203","volume":"18","author":"M Noorallahzadeh","year":"2020","unstructured":"Noorallahzadeh M, Mosleh MJIJoQI (2020) Efficient designs of reversible BCD to EX-3 Converter with low quantum cost in nanoscale. Int J Quant Inf 18(5):2050020","journal-title":"Int J Quant Inf"},{"key":"3485_CR29","unstructured":"Rashno M, Haghparast M, Mosleh (2020) A new design of a low-power reversible. Vedic multiplier, p 2050002"},{"key":"3485_CR30","first-page":"5","volume":"13","author":"MHA Khan","year":"2006","unstructured":"Khan MHA (2006) Design of reversible quantum ternary multiplexer and demultiplexer. Eng Lett 13:5","journal-title":"Eng Lett"},{"key":"3485_CR31","unstructured":"Miller DM, Dueck GW, Maslov D (2004) A synthesis method for MVL reversible logic [multiple value logic]. In: Proceedings of the 34th international symposium on multiple-valued logic"},{"key":"3485_CR32","unstructured":"Khan MH (2004) Proceedings of the International Conference on Electrical and Computer Engineering"},{"issue":"2","key":"3485_CR33","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1080\/21681724.2016.1138242","volume":"5","author":"AT Monfared","year":"2017","unstructured":"Monfared AT, Haghparast M (2017) Design of novel quantum\/reversible ternary adder circuits. Int J Electron Lett 5(2):149\u2013157","journal-title":"Int J Electron Lett"},{"key":"3485_CR34","doi-asserted-by":"crossref","unstructured":"Khan M, Rice JE (2016) Synthesis of reversible logic functions using ternary Max\u2013Min algebra. In: IEEE international symposium on circuits and systems (ISCAS)","DOI":"10.1109\/ISCAS.2016.7538889"},{"key":"3485_CR35","first-page":"1","volume":"16","author":"M Haghparast","year":"2017","unstructured":"Haghparast M, Wille R, Monfared AT (2017) Towards quantum reversible ternary coded decimal adder. Quant 16:1","journal-title":"Quant"},{"key":"3485_CR36","doi-asserted-by":"crossref","unstructured":"Chang H, Zhang M (2004) Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Trans Circuits Syst","DOI":"10.1109\/TCSI.2004.835683"},{"key":"3485_CR37","doi-asserted-by":"crossref","unstructured":"Mandal SB, Chakrabarti A, Sur-Kolay S (2011) Synthesis techniques for ternary quantum logic. In: 41st IEEE international symposium on multiple-valued logic","DOI":"10.1109\/ISMVL.2011.55"},{"key":"3485_CR38","doi-asserted-by":"crossref","unstructured":"Bolhassani A, Haghparast M (2016) Optimised reversible divider circuit. Int J Innov Comput Appl 13\u201333","DOI":"10.1504\/IJICA.2016.075465"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03485-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-020-03485-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03485-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,26]],"date-time":"2021-03-26T17:24:36Z","timestamp":1616779476000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-020-03485-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,3]]},"references-count":38,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2021,5]]}},"alternative-id":["3485"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03485-7","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2020,11,3]]},"assertion":[{"value":"22 October 2020","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2020","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}