{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T15:06:03Z","timestamp":1783091163481,"version":"3.54.6"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:00:00Z","timestamp":1604966400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T00:00:00Z","timestamp":1604966400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1007\/s11227-020-03495-5","type":"journal-article","created":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T09:05:41Z","timestamp":1604999141000},"page":"5757-5778","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Performance and power consumption analysis of Arm Scalable Vector Extension"],"prefix":"10.1007","volume":"77","author":[{"given":"Tetsuya","family":"Odajima","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuetsu","family":"Kodama","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mitsuhisa","family":"Sato","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,11,10]]},"reference":[{"key":"3495_CR1","doi-asserted-by":"crossref","unstructured":"Stephens N (2016) ARMv8-A next-generation vector architecture for HPC. In: 2016 IEEE Hot Chips 28 Symposium (HCS), pp 1\u201331","DOI":"10.1109\/HOTCHIPS.2016.7936203"},{"issue":"2","key":"3495_CR2","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2017.35","volume":"37","author":"N Stephens","year":"2017","unstructured":"Stephens N, Biles S, Boettcher M, Eapen J, Eyole M, Gabrielli G, Horsnell M, Magklis G, Martinez A, Premillieu N, Reid A, Rico A, Walker P (2017) The ARM scalable vector extension. IEEE Micro 37(2):26\u201339","journal-title":"IEEE Micro"},{"key":"3495_CR3","unstructured":"Brash D, Stephens N (2017) ARM: scaling new heights. In: COOL Chips 20"},{"key":"3495_CR4","doi-asserted-by":"crossref","unstructured":"Tairum Cruz M (2018) Performing SVE studies using the arm instruction emulator. In: 2018 IEEE International Conference on Cluster Computing (CLUSTER), pp 638\u2013638","DOI":"10.1109\/CLUSTER.2018.00082"},{"key":"3495_CR5","unstructured":"github gem5 simulator. https:\/\/github.com\/gem5\/gem5"},{"key":"3495_CR6","unstructured":"The gem5 Simulator\u2014a modular platform for computer-system architecture research. http:\/\/gem5.org\/"},{"issue":"2","key":"3495_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The Gem5 simulator. ACM SIGARCH Comput Arch News 39(2):1\u20137","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"3495_CR8","doi-asserted-by":"crossref","unstructured":"Li S, Ahn JH, Strong RD, Brockman JB, Tullsen DM, Jouppi NP (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp 469\u2013480","DOI":"10.1145\/1669112.1669172"},{"key":"3495_CR9","unstructured":"Yuetsu K, Tetsuya O, Akira A, Mitsuhisa S (2019) Evaluation of the RIKEN post-k processor simulator. arXiv:1904.06451"},{"key":"3495_CR10","unstructured":"ThunderX2 Arm-based Processors. https:\/\/www.marvell.com\/products\/server-processors\/thunderx2-arm-processors.html"},{"key":"3495_CR11","doi-asserted-by":"crossref","unstructured":"Hammond SD, Hughes C, Levenhagen MJ, Vaughan CT, Younge AJ, Schwaller B, Aguilar MJ, Pedretti KT, Laros JH (2019) Evaluating the Marvell ThunderX2 Server Processor for HPC Workloads. In: 2019 International Conference on High Performance Computing Simulation (HPCS), pp 416\u2013423","DOI":"10.1109\/HPCS48598.2019.9188171"},{"key":"3495_CR12","unstructured":"Yoshida T (2018) Fujitsu high performance CPU for the post-K computer. In: Hot Chips: A Symposium on High Performance Chips (HC30)"},{"key":"3495_CR13","doi-asserted-by":"crossref","unstructured":"Rico Al, Joao JA, Adeniyi-Jones C, Van\u00a0Hensbergen E (2017) ARM HPC ecosystem and the reemergence of vectors: invited paper. In: Proceedings of the Computing Frontiers Conference, CF\u201917, pp 329\u2013334, New York, NY, USA. Association for Computing Machinery","DOI":"10.1145\/3075564.3095086"},{"key":"3495_CR14","doi-asserted-by":"crossref","unstructured":"Poenaru A, McIntosh-Smith S (2020) Evaluating the effectiveness of a vector-length-agnostic instruction set. In: Euro-Par 2020: Parallel Processing, pp 98\u2013114. Springer International Publishing","DOI":"10.1007\/978-3-030-57675-2_7"},{"key":"3495_CR15","doi-asserted-by":"crossref","unstructured":"Naffziger S, Lepak K, Paraschou M, Subramony M (2020) 2.2 AMD Chiplet architecture for high-performance server and desktop products. In: 2020 IEEE International Solid-State Circuits Conference\u2014ISSCC), pp 44\u201345","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"issue":"12","key":"3495_CR16","doi-asserted-by":"publisher","first-page":"2320","DOI":"10.1109\/16.887014","volume":"47","author":"D Hisamoto","year":"2000","unstructured":"Hisamoto D, Lee W-C, Kedzierski J, Takeuchi H, Asano K, Kuo C, Anderson E, King T-J, Bokor J, Hu C (2000) FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans Electron Devices 47(12):2320\u20132325","journal-title":"IEEE Trans Electron Devices"},{"issue":"7","key":"3495_CR17","doi-asserted-by":"publisher","first-page":"1813","DOI":"10.1109\/TED.2012.2193129","volume":"59","author":"KJ Kuhn","year":"2012","unstructured":"Kuhn KJ (2012) Considerations for ultimate CMOS scaling. IEEE Trans Electron Devices 59(7):1813\u20131828","journal-title":"IEEE Trans Electron Devices"},{"key":"3495_CR18","unstructured":"Gem5 to McPAT parser. https:\/\/github.com\/Dhruv-Acharya\/Gem5ToMcPAT-Parser"},{"key":"3495_CR19","doi-asserted-by":"crossref","unstructured":"Kodama Y, Odajima T, Matsuda M, Tsuji M, Lee J, Sato M (2017) Preliminary performance evaluation of application kernels using ARM SVE with multiple vector lengths. In: 2017 IEEE International Conference on Cluster Computing (CLUSTER), pp 677\u2013684","DOI":"10.1109\/CLUSTER.2017.93"},{"key":"3495_CR20","unstructured":"Arm Instruction Emulator. https:\/\/developer.arm.com\/tools-and-software\/server-and-hpc\/compile\/arm-instruction-emulator"},{"key":"3495_CR21","doi-asserted-by":"crossref","unstructured":"Endo FA, Courouss\u00e9 D, Charles H (2014) Micro-architectural simulation of in-order and out-of-order ARM microprocessors with gem5. In: 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), pp 266\u2013273","DOI":"10.1109\/SAMOS.2014.6893220"},{"key":"3495_CR22","doi-asserted-by":"crossref","unstructured":"Shao YS, Xi SL, Srinivasan V, Wei G, Brooks D (2016) Co-designing accelerators and SoC interfaces using gem5-Aladdin. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp 1\u201312","DOI":"10.1109\/MICRO.2016.7783751"},{"issue":"3","key":"3495_CR23","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2611758","volume":"19","author":"J Lim","year":"2014","unstructured":"Lim J, Lakshminarayana NB, Kim H, Song W, Yalamanchili S, Sung W (2014) Power modeling for GPU architectures using McPAT. ACM Trans Des Autom Electron Syst 19(3):1\u201324","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"3495_CR24","doi-asserted-by":"crossref","unstructured":"Endo FA, Courouss\u00e9 D, Charles H-P (2015) Micro-architectural simulation of embedded core heterogeneity with Gem5 and McPAT. In: Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO\u201915, New York, NY, USA, Association for Computing Machinery","DOI":"10.1145\/2693433.2693440"},{"key":"3495_CR25","doi-asserted-by":"crossref","unstructured":"Inoue H (2016) How SIMD width affects energy efficiency: a case study on sorting. In: 2016 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XIX), pp 1\u20133","DOI":"10.1109\/CoolChips.2016.7503679"},{"issue":"1","key":"3495_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.3390\/jlpea7010001","volume":"7","author":"H Inoue","year":"2017","unstructured":"Inoue H (2017) Energy efficiency effects of vectorization in data reuse transformations for many-core processors\u2014a case study. J Low Power Electron Appl 7(1):1\u201321","journal-title":"J Low Power Electron Appl"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03495-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-020-03495-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-020-03495-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T12:04:32Z","timestamp":1620734672000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-020-03495-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,10]]},"references-count":26,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021,6]]}},"alternative-id":["3495"],"URL":"https:\/\/doi.org\/10.1007\/s11227-020-03495-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11,10]]},"assertion":[{"value":"26 October 2020","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 November 2020","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}