{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:42:09Z","timestamp":1772692929178,"version":"3.50.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2021,3,29]],"date-time":"2021-03-29T00:00:00Z","timestamp":1616976000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2021,3,29]],"date-time":"2021-03-29T00:00:00Z","timestamp":1616976000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/100010665","name":"H2020 Marie Sk\u0142odowska-Curie Actions","doi-asserted-by":"publisher","award":["722325"],"award-info":[{"award-number":["722325"]}],"id":[{"id":"10.13039\/100010665","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100013000","name":"Politecnico di Torino","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100013000","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,10]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>General-purpose graphics processing units (GPGPUs) are extensively used in high-performance computing. However, it is well known that these devices\u2019 reliability may be limited by the rising of faults at the hardware level. This work introduces a flexible solution to detect and mitigate permanent faults affecting the execution units in these parallel devices. The proposed solution is based on adding some spare modules to perform two in-field operations: detecting and mitigating faults. The solution takes advantage of the regularity of the execution units in the device to avoid significant design changes and reduce the overhead. The proposed solution was evaluated in terms of reliability improvement and area, performance, and power overhead costs. For this purpose, we resorted to a micro-architectural open-source GPGPU model (FlexGripPlus). Experimental results show that the proposed solution can extend the reliability by up to 57%, with overhead costs lower than 2% and 8% in area and power, respectively.\n<\/jats:p>","DOI":"10.1007\/s11227-021-03751-2","type":"journal-article","created":{"date-parts":[[2021,3,29]],"date-time":"2021-03-29T08:02:24Z","timestamp":1617004944000},"page":"11625-11642","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["DYRE: a DYnamic REconfigurable solution to increase GPGPU\u2019s reliability"],"prefix":"10.1007","volume":"77","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-5624","authenticated-orcid":false,"given":"Josie E. Rodriguez","family":"Condia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierpaolo","family":"Narducci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Sterpone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,3,29]]},"reference":[{"key":"3751_CR1","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1016\/j.vlsi.2017.07.007","volume":"59","author":"W Shi","year":"2017","unstructured":"Shi W, Alawieh MB, Li X, Yu H (2017) Algorithm and hardware implementation for visual perception system in autonomous vehicle: a survey. Integration 59:148\u2013156. https:\/\/doi.org\/10.1016\/j.vlsi.2017.07.007","journal-title":"Integration"},{"key":"3751_CR2","doi-asserted-by":"publisher","unstructured":"Gomez LB, Cappello F, Carro L, DeBardeleben N, Fang B, Gurumurthi S, Pattabiraman K, Rech P, Sonza Reorda M (2014) Gpgpus: how to combine high computational power with high reliability. In: 2014 Design, Automation Test in Europe Conference Exhibition (DATE), pp 1\u20139. https:\/\/doi.org\/10.7873\/DATE.2014.354","DOI":"10.7873\/DATE.2014.354"},{"key":"3751_CR3","doi-asserted-by":"publisher","unstructured":"Hamdioui S, Gizopoulos D, Guido G, Nicolaidis M, Grasset A, Bonnot P (2013) Reliability challenges of real-time systems in forthcoming technology nodes. In: 2013 Design, Automation Test in Europe Conference Exhibition (DATE), pp 129\u2013134. https:\/\/doi.org\/10.7873\/DATE.2013.040","DOI":"10.7873\/DATE.2013.040"},{"key":"3751_CR4","doi-asserted-by":"publisher","first-page":"1612","DOI":"10.1007\/s11227-020-03324-9","volume":"77","author":"D Oliveira","year":"2021","unstructured":"Oliveira D, Blanchard S, DeBardeleben N, dos Santos F, D\u00e1vila GP, Navaux P, Favalli A, Schappert O, Wender S, Cazzaniga C, Frost C, Rech P (2021) Thermal neutrons: a possible threat for supercomputer reliability. J Supercomput 77:1612\u20131634. https:\/\/doi.org\/10.1007\/s11227-020-03324-9","journal-title":"J Supercomput"},{"key":"3751_CR5","doi-asserted-by":"publisher","unstructured":"Tiwari D, Gupta S, Rogers J, Maxwell D, Rech P, Vazhkudai S, Oliveira D, Londo D, DeBardeleben N, Navaux P, Carro L, Bland A (2015) Understanding GPU errors on large-scale HPC systems and the implications for system design and operation. In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp 331\u2013342. https:\/\/doi.org\/10.1109\/HPCA.2015.7056044","DOI":"10.1109\/HPCA.2015.7056044"},{"key":"3751_CR6","doi-asserted-by":"publisher","unstructured":"Gizopoulos D, Psarakis M, Adve SV, Ramachandran P, Hari SKS, Sorin D, Meixner A, Biswas A, Vera X (2011) Architectures for online error detection and recovery in multicore processors. In: 2011 Design, Automation Test in Europe Conference Exhibition (DATE), pp 1\u20136. https:\/\/doi.org\/10.1109\/DATE.2011.5763096","DOI":"10.1109\/DATE.2011.5763096"},{"issue":"7","key":"3751_CR7","doi-asserted-by":"publisher","first-page":"1573","DOI":"10.1109\/TNS.2020.2982162","volume":"67","author":"MM Goncalves","year":"2020","unstructured":"Goncalves MM, Lamb IP, Rech P, Brum RM, Azambuja JR (2020) Improving selective fault tolerance in GPU register files by relaxing application accuracy. IEEE Trans Nucl Sci 67(7):1573\u20131580. https:\/\/doi.org\/10.1109\/TNS.2020.2982162","journal-title":"IEEE Trans Nucl Sci"},{"issue":"4","key":"3751_CR8","doi-asserted-by":"publisher","first-page":"1755","DOI":"10.1109\/TNS.2014.2303855","volume":"61","author":"P Rech","year":"2014","unstructured":"Rech P, Nazar GL, Frost C, Carro L (2014) GPUs reliability dependence on degree of parallelism. IEEE Trans Nucl Sci 61(4):1755\u20131762. https:\/\/doi.org\/10.1109\/TNS.2014.2303855","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"3751_CR9","doi-asserted-by":"publisher","first-page":"1630","DOI":"10.1007\/s11227-014-1128-7","volume":"68","author":"S Laosooksathit","year":"2014","unstructured":"Laosooksathit S, Nassar R, Leangsuksun C, Paun M (2014) Reliability-aware performance model for optimal GPU-enabled cluster environment. J Supercomput 68(3):1630\u20131651. https:\/\/doi.org\/10.1007\/s11227-014-1128-7","journal-title":"J Supercomput"},{"key":"3751_CR10","doi-asserted-by":"publisher","DOI":"10.1145\/3001935","author":"AL Sartor","year":"2017","unstructured":"Sartor AL, Lorenzon AF, Carro L, Kastensmidt F, Wong S, Beck ACS (2017) Exploiting idle hardware to provide low overhead fault tolerance for VLIW processors. J Emerg Technol Comput Syst. https:\/\/doi.org\/10.1145\/3001935","journal-title":"J Emerg Technol Comput Syst"},{"key":"3751_CR11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3058872","author":"FF Dos Santos","year":"2021","unstructured":"Dos Santos FF, Brandalero M, Sullivan M, Rech Junior RL, Martins Basso P, Hubner PM, Carro L, Rech P (2021) Reduced precision DWC: an efficient hardening strategy for mixed-precision architectures. IEEE Trans Comput. https:\/\/doi.org\/10.1109\/TC.2021.3058872","journal-title":"IEEE Trans Comput"},{"issue":"8","key":"3751_CR12","doi-asserted-by":"publisher","first-page":"1843","DOI":"10.1109\/TNS.2018.2823786","volume":"65","author":"C Lunardi","year":"2018","unstructured":"Lunardi C, Previlon F, Kaeli D, Rech P (2018) On the efficacy of ECC and the benefits of FinFET transistor layout for GPU reliability. IEEE Trans Nucl Sci 65(8):1843\u20131850. https:\/\/doi.org\/10.1109\/TNS.2018.2823786","journal-title":"IEEE Trans Nucl Sci"},{"issue":"8","key":"3751_CR13","doi-asserted-by":"publisher","first-page":"1783","DOI":"10.1109\/TNS.2018.2852606","volume":"65","author":"B de Oliveira","year":"2018","unstructured":"de Oliveira B, Rodrigues GS, Kastensmidt FL, Added N, Macchione ELA, Aguiar VAP, Medina NH, Silveira MAG (2018) Lockstep dual-core arm a9: implementation and resilience analysis under heavy ion-induced soft errors. IEEE Trans Nucl Sci 65(8):1783\u20131790. https:\/\/doi.org\/10.1109\/TNS.2018.2852606","journal-title":"IEEE Trans Nucl Sci"},{"key":"3751_CR14","doi-asserted-by":"publisher","unstructured":"Constantinides K, Plaza S, Blome J, Zhang B, Bertacco V, Mahlke S, Austin T, Orshansky M (2006) Bulletproof: a defect-tolerant CMP switch architecture. In: The Twelfth International Symposium on High-Performance Computer Architecture (HPCA), 2006, pp 5\u201316. https:\/\/doi.org\/10.1109\/HPCA.2006.1598108","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"3751_CR15","unstructured":"Sridharan V, Gurumurthi S (2015) Hardware based redundant multi-threading inside a GPU for improved reliability. US Patent No. 9,026,847"},{"key":"3751_CR16","unstructured":"Baji T (2016) Nvidia AI driving platform and AI supercomputer Xavier. https:\/\/blogs.nvidia.com\/blog\/2016\/09\/28\/xavier\/. Accessed Feb 2021"},{"key":"3751_CR17","doi-asserted-by":"publisher","unstructured":"Datla Jagannadha PK, Yilmaz M, Sonawane M, Chadalavada S, Sarangi S, Bhaskaran B, Bajpai S, Reddy VA, Pandey J, Jiang S (2019) Special session: in-system-test (IST) architecture for Nvidia drive-AGX platforms. In: 2019 IEEE 37th VLSI Test Symposium (VTS), pp 1\u20138. https:\/\/doi.org\/10.1109\/VTS.2019.8758636","DOI":"10.1109\/VTS.2019.8758636"},{"key":"3751_CR18","doi-asserted-by":"publisher","unstructured":"Alcaide Portet S, Kosmidis L, Hernandez C, Abella J (2020) Software-only triple diverse redundancy on GPUs for autonomous driving platforms. In: 2020 50th Annual IEEE-IFIP International Conference on Dependable Systems and Networks-Supplemental Volume (DSN-S), pp 82\u201388. https:\/\/doi.org\/10.1109\/DSN-S50200.2020.00045","DOI":"10.1109\/DSN-S50200.2020.00045"},{"key":"3751_CR19","unstructured":"Luick DA (2008) Multiple parallel pipeline processor having self-repairing capability. US Patent No. 7,454,654 B2"},{"key":"3751_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2013\/683615","volume":"2013","author":"A Chattopadhyay","year":"2013","unstructured":"Chattopadhyay A (2013) Ingredients of adaptability: a survey of reconfigurable processors. VLSI Des 2013:1\u201318. https:\/\/doi.org\/10.1155\/2013\/683615","journal-title":"VLSI Des"},{"key":"3751_CR21","doi-asserted-by":"publisher","unstructured":"Ilyoung Kim, Zorian Y, Komoriya G, Pham H, Higgins FP, Lewandowski JL (1998) Built in self repair for embedded high density SRAM. In: Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270), pp 1112\u20131119. https:\/\/doi.org\/10.1109\/TEST.1998.743312","DOI":"10.1109\/TEST.1998.743312"},{"key":"3751_CR22","doi-asserted-by":"publisher","unstructured":"Koal T, Vierhaus HT (2010) A software-based self-test and hardware reconfiguration solution for VLIW processors. In: 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp 40\u201343. https:\/\/doi.org\/10.1109\/DDECS.2010.5491821","DOI":"10.1109\/DDECS.2010.5491821"},{"key":"3751_CR23","doi-asserted-by":"publisher","first-page":"113768","DOI":"10.1016\/j.microrel.2020.113768","volume":"114","author":"MM GonSalves","year":"2020","unstructured":"Goncalves MM, Condia JER, Sonza Reorda M, Sterpone L, Azambuja J (2020) Improving GPU register file reliability with a comprehensive ISA extension. Microelectron Reliab 114:113768. https:\/\/doi.org\/10.1016\/j.microrel.2020.113768 (31st European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, ESREF 2020)","journal-title":"Microelectron Reliab"},{"issue":"1","key":"3751_CR24","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1109\/TNS.2016.2636574","volume":"64","author":"A Lindoso","year":"2017","unstructured":"Lindoso A, Entrena L, Garca-Valderas M, Parra L (2017) A hybrid fault-tolerant LEON3 soft core processor implemented in low-end SRAM FPGA. IEEE Trans Nucl Sci 64(1):374\u2013381. https:\/\/doi.org\/10.1109\/TNS.2016.2636574","journal-title":"IEEE Trans Nucl Sci"},{"key":"3751_CR25","volume-title":"Handbook of software reliability engineering","author":"MR Lyu","year":"1996","unstructured":"Lyu MR et al (1996) Handbook of software reliability engineering, vol 222. IEEE Computer Society Press, Los Alamitos, CA"},{"key":"3751_CR26","doi-asserted-by":"publisher","unstructured":"Wilson C, Sabogal S, George A, Gordon-Ross A (2017) Hybrid, adaptive, and reconfigurable fault tolerance. In: 2017 IEEE Aerospace Conference, pp 1\u201311. https:\/\/doi.org\/10.1109\/AERO.2017.7943867","DOI":"10.1109\/AERO.2017.7943867"},{"key":"3751_CR27","unstructured":"Sorensen SD, Sogaard S (2012) Failure detection and mitigation in logic circuits. US Patent No. 8,117,512B2"},{"key":"3751_CR28","doi-asserted-by":"publisher","unstructured":"Condia JER, Narducci P, Sonza Reorda M, Sterpone L (2020) A dynamic hardware redundancy mechanism for the in-field fault detection in cores of GPGPUs. In: 2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp 1\u20136. https:\/\/doi.org\/10.1109\/DDECS50862.2020.9095665","DOI":"10.1109\/DDECS50862.2020.9095665"},{"key":"3751_CR29","unstructured":"Nickolls JR (2005) Defect tolerant redundancy. US Patent No. 6,879,207B1"},{"key":"3751_CR30","doi-asserted-by":"publisher","unstructured":"Condia JER, Narducci P, Sonza Reorda M, Sterpone L (2020) A dynamic reconfiguration mechanism to increase the reliability of GPGPUs. In: 2020 IEEE 38th VLSI Test Symposium (VTS), pp 1\u20136. https:\/\/doi.org\/10.1109\/VTS48691.2020.9107572","DOI":"10.1109\/VTS48691.2020.9107572"},{"key":"3751_CR31","volume-title":"Architecture design for soft errors","author":"S Mukherjee","year":"2011","unstructured":"Mukherjee S (2011) Architecture design for soft errors. Morgan Kaufmann, Burlington"},{"key":"3751_CR32","doi-asserted-by":"publisher","first-page":"113660","DOI":"10.1016\/j.microrel.2020.113660","volume":"109","author":"JER Condia","year":"2020","unstructured":"Condia JER, Du B, Sonza Reorda M, Sterpone L (2020) Flexgripplus: an improved GPGPU model to support reliability analysis. Microelectron Reliab 109:113660. https:\/\/doi.org\/10.1016\/j.microrel.2020.113660","journal-title":"Microelectron Reliab"},{"key":"3751_CR33","doi-asserted-by":"publisher","unstructured":"Andryc K, Merchant M, Tessier R (2013) Flexgrip: a soft GPGPU for FPGAS. In: 2013 International Conference on Field-Programmable Technology (FPT), pp 230\u2013237. https:\/\/doi.org\/10.1109\/FPT.2013.6718358","DOI":"10.1109\/FPT.2013.6718358"},{"key":"3751_CR34","doi-asserted-by":"publisher","unstructured":"Di Carlo S, Gambardella G, Indaco M, Martella I, Prinetto P, Rolfo D, Trotta P (2013) A software-based self test of CUDA fermi GPUs. In: 2013 18th IEEE European Test Symposium (ETS), pp 1\u20136. https:\/\/doi.org\/10.1109\/ETS.2013.6569353","DOI":"10.1109\/ETS.2013.6569353"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03751-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-03751-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03751-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,8]],"date-time":"2021-09-08T09:21:18Z","timestamp":1631092878000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-03751-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,29]]},"references-count":34,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021,10]]}},"alternative-id":["3751"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-03751-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3,29]]},"assertion":[{"value":"15 March 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}