{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:34:14Z","timestamp":1771533254206,"version":"3.50.1"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T00:00:00Z","timestamp":1619654400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T00:00:00Z","timestamp":1619654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s11227-021-03767-8","type":"journal-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T16:02:31Z","timestamp":1619712151000},"page":"13601-13628","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Design and testing of a reversible ALU by quantum cells automata electro-spin technology"],"prefix":"10.1007","volume":"77","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1219-0078","authenticated-orcid":false,"given":"Rupsa","family":"Roy","sequence":"first","affiliation":[]},{"given":"Swarup","family":"Sarkar","sequence":"additional","affiliation":[]},{"given":"Sourav","family":"Dhar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,4,29]]},"reference":[{"key":"3767_CR1","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1016\/j.micpro.2017.10.009","volume":"55","author":"D Fengbin","year":"2017","unstructured":"Fengbin D et al (2017) A novel design and analysis of comparator with XNOR gate for QCA. Microprocess Microsyst 55:131\u2013135","journal-title":"Microprocess Microsyst"},{"key":"3767_CR2","doi-asserted-by":"publisher","first-page":"2848","DOI":"10.1007\/s10773-017-3453-0","volume":"56","author":"YZ Barughi","year":"2017","unstructured":"Barughi YZ et al (2017) A three-layer full adder\/subtractor structure in quantum-dot cellular automata. Int J Theor Phys 56:2848\u20132858","journal-title":"Int J Theor Phys"},{"key":"3767_CR3","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1016\/j.dib.2018.05.009","volume":"19","author":"M Abdullah-Al-Shafi","year":"2018","unstructured":"Abdullah-Al-Shafi M et al (2018) Average output polarization dataset for signifying the temperature influence for QCA designed reversible logic circuits. Data Br 19:42\u201348","journal-title":"Data Br"},{"key":"3767_CR4","doi-asserted-by":"publisher","first-page":"1818","DOI":"10.1063\/1.356375","volume":"75","author":"PD Tougaw","year":"1994","unstructured":"Tougaw PD et al (1994) Logical devices implemented using quantum cellular automata. J Appl Phys 75:1818\u20131825","journal-title":"J Appl Phys"},{"key":"3767_CR5","doi-asserted-by":"publisher","first-page":"8576","DOI":"10.1016\/j.ijleo.2016.06.034","volume":"127","author":"TN Sasamal","year":"2016","unstructured":"Sasamal TN, Sing AK et al (2016) An optimal design of full adder based on 5-input majority gate in coplanar quantum-dot cellular automata. Opt Int J Light Electron Optics 127:8576\u20138591","journal-title":"Opt Int J Light Electron Optics"},{"key":"3767_CR6","unstructured":"Yelekar PR, Chiwande SS (2011) Introduction to reversible logic gates & application. In:\u00a02nd National Conference on Information and Communication Technology (NCICT), IJCA, pp 5-9"},{"key":"3767_CR7","unstructured":"Sooriamala AP, Thomas AK et al (2019) Study on reversible logic circuits and analysis. In: AICAAM, April 2019, pp. 113-128"},{"key":"3767_CR8","doi-asserted-by":"publisher","first-page":"5118","DOI":"10.1007\/s11227-019-02788-8","volume":"75","author":"SM Oskouei","year":"2019","unstructured":"Oskouei SM et al (2019) Designing a new reversible ALU by QCA for reducing occupation area. J Supercomput 75:5118\u20135144","journal-title":"J Supercomput"},{"key":"3767_CR9","unstructured":"Sarvaghad-Moghaddam M, Orouji AA (2019) A new design and simulation of reversible gates in quantum-dot cellular automata technology. Springer, pp. 1\u201313"},{"key":"3767_CR10","unstructured":"ISE In-Depth Tutorial (2012). UG695 v14.1:1\u2013150"},{"key":"3767_CR11","doi-asserted-by":"crossref","unstructured":"Waje MG, Dakhole P (2013) Design implementation of 4-bit arithmetic logic unit using quantum dot cellular automata. In: 2013 3rd IEEE International Advance Computing Conference (IACC), pp. 1022\u20131029","DOI":"10.1109\/IAdCC.2013.6514367"},{"key":"3767_CR12","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1166\/asfo.2013.1053","volume":"1","author":"B Ghosh","year":"2013","unstructured":"Ghosh B, Kumar A et al (2013) A simple arithmetic logic unit (12 ALU) design using quantum dot cellular automata. Adv Sci Focus 1:279\u2013284","journal-title":"Adv Sci Focus"},{"key":"3767_CR13","doi-asserted-by":"crossref","unstructured":"Teja VC, Polisetti S, Kasabajjala S (2008) QCA based multiplexing of 16 arithmetic and logical subsystems-a paradigm for nano computing. In: 2008 3rd IEEE International Conference on Nano\/Micro Engineered and Molecular System (NEMS), pp. 758-763","DOI":"10.1109\/NEMS.2008.4484438"},{"key":"3767_CR14","doi-asserted-by":"publisher","first-page":"1522","DOI":"10.1016\/j.mejo.2014.08.012","volume":"45","author":"B Sen","year":"2014","unstructured":"Sen B, Dutta M, Goswami M, Sikdar BK (2014) Modular design of testable reversible ALU by QCA multiplexer with increase in programmability. Microelectron J 45:1522\u20131532","journal-title":"Microelectron J"},{"key":"3767_CR15","doi-asserted-by":"crossref","unstructured":"Sen B, Dutta M, Singh DK (2012) QCA multiplexer based design of reversible ALU. In: 2012 IEEE International Conference on Circuits and Systems (ICCAS), pp. 168\u2013173","DOI":"10.1109\/ICCircuitsAndSystems.2012.6408309"},{"issue":"4","key":"3767_CR16","first-page":"10","volume":"1","author":"R Pandey","year":"2014","unstructured":"Pandey R (2014) Design and implementation of 16-bit arithmetic logic unit using quantum dot cellular automata (QCA) technique. Int J Eng Res Appl 1(4):10\u201316","journal-title":"Int J Eng Res Appl"},{"key":"3767_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2016.11.008","volume":"60","author":"M Goswami","year":"2017","unstructured":"Goswami M, Sen B, Mukherjee R, Sikdar BK (2017) Design of testable adder in quantum-dot cellular automata with fault secure logic. Microelectron J 60:1\u201312","journal-title":"Microelectron J"},{"key":"3767_CR18","doi-asserted-by":"publisher","first-page":"883","DOI":"10.1007\/s10825-017-1004-9","volume":"16","author":"A Naghibzabh","year":"2017","unstructured":"Naghibzabh A, Houshmand M (2017) Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters. J Comput Electron 16:883\u2013895","journal-title":"J Comput Electron"},{"key":"3767_CR19","doi-asserted-by":"publisher","first-page":"1733","DOI":"10.1007\/s10773-018-3699-1","volume":"57","author":"SR Heikalabad","year":"2018","unstructured":"Heikalabad SR et al (2018) Design of improved arithmetic logic unit in quantum-dot cellular automata. Int J Theor Phys 57:1733\u20131747","journal-title":"Int J Theor Phys"},{"issue":"6","key":"3767_CR20","doi-asserted-by":"crossref","first-page":"963","DOI":"10.1109\/TCSII.2018.2873797","volume":"66","author":"S Babaie","year":"2019","unstructured":"Babaie S et al (2019) Design of an efficient multilayer arithmetic logic unit in quantum-dot cellular automata (QCA). IEEE Trans Circuits Syst 66(6):963\u2013967","journal-title":"IEEE Trans Circuits Syst"},{"key":"3767_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.3390\/jlpea8010001","volume":"8","author":"SS Pidaparthi","year":"2018","unstructured":"Pidaparthi SS, Lent CS (2018) exponentially adiabatic switching in quantum-dot cellular automata. J Low Power Electr Appl 8:1\u201315","journal-title":"J Low Power Electr Appl"},{"key":"3767_CR22","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1007\/s10470-018-1270-x","volume":"98","author":"D Kumar","year":"2019","unstructured":"Kumar D, Mitra D (2019) A systematic approach towards fault-tolerant design of QCA circuits. Analog Integr Circuits Signal Process 98:501\u2013515","journal-title":"Analog Integr Circuits Signal Process"},{"key":"3767_CR23","doi-asserted-by":"publisher","first-page":"085001","DOI":"10.1088\/1674-4926\/39\/8\/085001","volume":"39","author":"X Wang","year":"2018","unstructured":"Wang X, Xie G, Feifei Deng Y, Quan HL (2018) Design and comparison of new fault-tolerant majority gate based on quantum-dot cellular automata. J Semicond 39:085001","journal-title":"J Semicond"},{"key":"3767_CR24","doi-asserted-by":"publisher","first-page":"1295","DOI":"10.1007\/s00542-017-3502-x","volume":"24","author":"MR Gadim","year":"2018","unstructured":"Gadim MR, Navimipour NJ (2018) A new three-level fault tolerance arithmetic and logic unit based on quantum dot cellular automata. Microsyst Technol 24:1295\u20131305","journal-title":"Microsyst Technol"},{"key":"3767_CR25","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2019.1674195","author":"V Dhare","year":"2019","unstructured":"Dhare V, Mehta U (2019) Test pattern generator for MV-based QCA combinational circuit targeting MMC fault models. IETE J Res. https:\/\/doi.org\/10.1080\/03772063.2019.1674195","journal-title":"IETE J Res"},{"key":"3767_CR26","doi-asserted-by":"publisher","first-page":"2106","DOI":"10.1007\/s11227-018-2683-0","volume":"75","author":"S Hashemi","year":"2019","unstructured":"Hashemi S, Azghadi MR, Navi K (2019) Design and analysis of efficient QCA reversible adders. J Supercomput 75:2106\u20132125","journal-title":"J Supercomput"},{"key":"3767_CR27","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/9029526","author":"I Gassoumi","year":"2019","unstructured":"Gassoumi I, Touil L, Ouni B, Mtibaa A (2019) An efficient design of dct approximation based on quantum dot cellular automata (QCA) technology. J Electr Comput Eng. https:\/\/doi.org\/10.1155\/2019\/9029526","journal-title":"J Electr Comput Eng"},{"key":"3767_CR28","doi-asserted-by":"crossref","unstructured":"Khan A, Arya R (2019) Energy dissipation and cell displacement analysis of QCA multiplexer for nanocomputation. In:\u00a02019 IEEE 1st International Conference on Energy, Systems and Information Processing (ICESIP), pp. 1\u20135","DOI":"10.1109\/ICESIP46348.2019.8938359"},{"key":"3767_CR29","doi-asserted-by":"publisher","first-page":"10155","DOI":"10.1007\/s11227-020-03249-3","volume":"76","author":"S-S Ahmadpour","year":"2020","unstructured":"Ahmadpour S-S, Mosleh M, Heikalabad SR (2020) The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate. J Supercomput 76:10155\u201310185","journal-title":"J Supercomput"},{"key":"3767_CR30","doi-asserted-by":"publisher","first-page":"823","DOI":"10.1063\/1.1421217","volume":"91","author":"J Timler","year":"2002","unstructured":"Timler J, Lent CS (2002) Power gain and dissipation in quantum-dot cellular automata. J Appl Phys 91:823\u201331","journal-title":"J Appl Phys"},{"key":"3767_CR31","doi-asserted-by":"publisher","first-page":"1478","DOI":"10.1007\/s10825-019-01369-5","volume":"18","author":"P Kumar","year":"2019","unstructured":"Kumar P, Singh S (2019) Optimization of the area efficiency and robustness of a QCA-based reversible full adder. J Comput Electr 18:1478\u20131489","journal-title":"J Comput Electr"},{"key":"3767_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.compeleceng.2020.106548","volume":"82","author":"S-S Ahmadpour","year":"2020","unstructured":"Ahmadpour S-S, Mosleh M, Heikalabad SR (2020) An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata. Comput Electr Eng 82:1\u201316","journal-title":"Comput Electr Eng"},{"issue":"3","key":"3767_CR33","first-page":"173","volume":"11","author":"A Singh","year":"2020","unstructured":"Singh A, Dublish AS, Shreyasi AN et al (2020) Design and simulation of arithmetic logic unit using quantum dot cellular automata. Int J Electr Eng Technol 11(3):173\u2013180","journal-title":"Int J Electr Eng Technol"},{"key":"3767_CR34","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1016\/j.mspro.2015.06.070","volume":"10","author":"EN Ganesh","year":"2015","unstructured":"Ganesh EN (2015) Power analysis of quantum cellular automata circuit. Procedia Mater Sci 10:381\u2013394","journal-title":"Procedia Mater Sci"},{"key":"3767_CR35","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/1675169","author":"I Gossoumi","year":"2019","unstructured":"Gossoumi I, Touil L, Ouni B, Mtibaa A (2019) An ultra-low power parity generator circuit based on QCA technology. J Electr Comput Eng. https:\/\/doi.org\/10.1155\/2019\/1675169","journal-title":"J Electr Comput Eng"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03767-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-03767-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03767-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,25]],"date-time":"2022-12-25T22:42:47Z","timestamp":1672008167000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-03767-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,29]]},"references-count":35,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["3767"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-03767-8","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,29]]},"assertion":[{"value":"20 March 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 April 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}