{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:14:19Z","timestamp":1774023259037,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2021,5,13]],"date-time":"2021-05-13T00:00:00Z","timestamp":1620864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,13]],"date-time":"2021-05-13T00:00:00Z","timestamp":1620864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s11227-021-03849-7","type":"journal-article","created":{"date-parts":[[2021,5,13]],"date-time":"2021-05-13T20:02:21Z","timestamp":1620936141000},"page":"14356-14373","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":47,"title":["FPGA acceleration on a multi-layer perceptron neural network for digit recognition"],"prefix":"10.1007","volume":"77","author":[{"given":"Isaac","family":"Westby","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1236-6857","authenticated-orcid":false,"given":"Xiaokun","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Hailu","family":"Xu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,5,13]]},"reference":[{"key":"3849_CR1","unstructured":"Benidis K, Rangapuram S, Flunkert V (2020) Neural forecasting: introduction and literature overview. arXiv:2004.10240"},{"key":"3849_CR2","doi-asserted-by":"publisher","first-page":"307","DOI":"10.1016\/j.future.2019.08.012","volume":"102","author":"G Ismayilov","year":"2020","unstructured":"Ismayilov G, Topcuoglu HR (2020) Neural network based multi-objective evolutionary algorithm for dynamic workflow scheduling in cloud computing. Future Gen Comput Syst 102:307\u2013322","journal-title":"Future Gen Comput Syst"},{"key":"3849_CR3","doi-asserted-by":"crossref","unstructured":"Molchanov P, Mallya A, Tyree S, Frosio I, Kautz J (2019) Importance estimation for neural network pruning. In: Proceedings of the IEEE\/CVF Conference on Computer Vision and Pattern Recognition (CVPR), pp 11264\u201311272","DOI":"10.1109\/CVPR.2019.01152"},{"issue":"5","key":"3849_CR4","doi-asserted-by":"publisher","first-page":"367","DOI":"10.5573\/IEIESPC.2019.8.5.367","volume":"8","author":"C Son","year":"2019","unstructured":"Son C, Park S, Lee J, Paik J (2019) Deep learning-based number detection and recognition for gas meter reading. IEIE Trans Smart Process Comput 8(5):367\u2013372","journal-title":"IEIE Trans Smart Process Comput"},{"key":"3849_CR5","doi-asserted-by":"publisher","first-page":"7823","DOI":"10.1109\/ACCESS.2018.2890150","volume":"7","author":"A Shawahna","year":"2019","unstructured":"Shawahna A, Sait SM, El-Maleh A (2019) FPGA-based accelerators of deep learning networks for learning and classification: a review. IEEE Access 7:7823\u20137859","journal-title":"IEEE Access"},{"key":"3849_CR6","doi-asserted-by":"crossref","unstructured":"Nurvitadhi E, Kwon D, Jafari A et al (2019) Evaluating and enhancing Intel Stratix 10 FPGAs for persistent real-time AI. In: Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, p 119","DOI":"10.1145\/3289602.3293943"},{"key":"3849_CR7","unstructured":"Guo K, Zeng S, Yu J, Wang Y, Yang H (2017) A survey of FPGA based neural network accelerator. arXiv:1712.08934"},{"key":"3849_CR8","unstructured":"Albert R et al (2019) Survey and benchmarking of machine learning accelerators. arXiv:1908.11348v1"},{"key":"3849_CR9","unstructured":"Gschwend D (2020) ZynqNet: an FPGA-accelerated embedded convolutional neural network. arXiv:2005.06892"},{"key":"3849_CR10","doi-asserted-by":"crossref","unstructured":"Gao C, Braun S, Kiselev I, Anumula J, Delbruck T, Liu S (2019) Real-time speech recognition for IoT purpose using a delta recurrent neural network accelerator. In: 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1\u20135","DOI":"10.1109\/ISCAS.2019.8702290"},{"key":"3849_CR11","doi-asserted-by":"crossref","unstructured":"Vaca K, Gajjar A, Yang X (2019) Real-time automatic music transcription (AMT) with Zync FPGA. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp 378\u2013384","DOI":"10.1109\/ISVLSI.2019.00075"},{"key":"3849_CR12","doi-asserted-by":"crossref","unstructured":"Li Q, Zhang X, Xiong J, Hwu W, Chen D (2019) Implementing neural machine translation with bi-directional GRU and attention mechanism on FPGAs using HLS. In: Proceedings of the 24th Asia and South Pacific Design Automation Conference, pp 693\u2013698","DOI":"10.1145\/3287624.3287717"},{"key":"3849_CR13","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/CIRSYSSIM.2019.8935599","volume-title":"2019 3rd International Conference on Circuits, System and Simulation (ICCSS)","author":"D Rongshi","year":"2019","unstructured":"Rongshi D, Yongming T (2019) Accelerator implementation of Lenet-5 convolution neural network based on FPGA with HLS. 2019 3rd International Conference on Circuits, System and Simulation (ICCSS). Nanjing, China, pp 64\u201367"},{"key":"3849_CR14","doi-asserted-by":"crossref","unstructured":"Zhang Q, Cao J, Zhang Y, Zhang S, Zhang Q, Yu D (2019) FPGA implementation of quantized convolutional neural networks. In: 2019 IEEE 19th International Conference on Communication Technology (ICCT), pp 1605\u20131610","DOI":"10.1109\/ICCT46805.2019.8947168"},{"issue":"4","key":"3849_CR15","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong J, Liu B, Neuendorffer S et al (2011) High-level synthesis for FPGAs: from prototyping to deployment. IEEE Trans Comput Aided Des Integr Circuits Syst 30(4):473\u2013491","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"3849_CR16","doi-asserted-by":"crossref","unstructured":"Akgun OC, Mei J (2020) An energy efficient time-mode digit classification neural network implementation. Philos Trans R Soc A 37820190163","DOI":"10.1098\/rsta.2019.0163"},{"issue":"5","key":"3849_CR17","doi-asserted-by":"publisher","first-page":"1800720","DOI":"10.1002\/admt.201800720","volume":"4","author":"Y Xiang","year":"2019","unstructured":"Xiang Y et al (2019) Hardware implementation of energy efficient deep learning neural network based on nanoscale flash computing array. Adv Mater Technol 4(5):1800720","journal-title":"Adv Mater Technol"},{"key":"3849_CR18","doi-asserted-by":"crossref","unstructured":"Ma Y, Guo J, Wei W (2019) An exceedingly fast model for low resolution handwritten digit string recognition. In: IEEE 7th International Conference on Computer Science and Network Technology (ICCSNT), pp 282\u2013288","DOI":"10.1109\/ICCSNT47585.2019.8962475"},{"key":"3849_CR19","doi-asserted-by":"crossref","unstructured":"Abdulrazzaq MB, Saeed JN (2019) A comparison of three classification algorithms for handwritten digit recognition. In: International Conference on Advanced Science and Engineering (ICOASE), pp 58\u201363","DOI":"10.1109\/ICOASE.2019.8723702"},{"key":"3849_CR20","doi-asserted-by":"publisher","first-page":"3344","DOI":"10.3390\/s20123344","volume":"20","author":"S Ahlawat","year":"2020","unstructured":"Ahlawat S, Choudhary A, Nayyar A, Singh S, Yoon B (2020) Improved handwritten digit recognition using convolutional neural networks (CNN). Sensors 20:3344","journal-title":"Sensors"},{"key":"3849_CR21","doi-asserted-by":"publisher","first-page":"1125","DOI":"10.1007\/s42452-019-1161-5","volume":"1","author":"S Ali","year":"2019","unstructured":"Ali S, Shaukat Z, Azeem M et al (2019) An efficient and improved scheme for handwritten digit recognition based on convolutional neural network. SN Appl Sci 1:1125","journal-title":"SN Appl Sci"},{"key":"3849_CR22","doi-asserted-by":"crossref","unstructured":"Cho M, Kim Y (2020) Implementation of data-optimized FPGA-based accelerator for convolutional neural network. In: International Conference on Electronics, Information, and Communication (ICEIC), pp 1\u20132","DOI":"10.1109\/ICEIC49074.2020.9050993"},{"key":"3849_CR23","doi-asserted-by":"crossref","unstructured":"Madadum H, Becerikli Y (2019) FPGA-based optimized convolutional neural network framework for handwritten digit recognition. In: 1st International Informatics and Software Engineering Conference (UBMYK), pp 1\u20136","DOI":"10.1109\/UBMYK48245.2019.8965628"},{"key":"3849_CR24","doi-asserted-by":"crossref","unstructured":"Tsai T-H, Ho Y-C, Sheu M-H (2019) Implementation of FPGA-based accelerator for deep neural networks. In: 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","DOI":"10.1109\/DDECS.2019.8724665"},{"key":"3849_CR25","doi-asserted-by":"crossref","unstructured":"Xiao R, Shi J, Zhang C (2020) FPGA implementation of CNN for handwritten digit recognition. In: IEEE Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), pp 1128\u20131133","DOI":"10.1109\/ITNEC48623.2020.9085002"},{"key":"3849_CR26","doi-asserted-by":"crossref","unstructured":"Si J, Yfantis E, Harris SL (2019) A SS-CNN on an FPGA for handwritten digit recognition. In: 2019 IEEE 10th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON), pp 88\u201393","DOI":"10.1109\/UEMCON47517.2019.8992928"},{"key":"3849_CR27","doi-asserted-by":"crossref","unstructured":"Si J, Harris SL (2018) Handwritten digit recognition system on an FPGA. In: 2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC), pp 402\u2013407","DOI":"10.1109\/CCWC.2018.8301757"},{"key":"3849_CR28","unstructured":"LeCun Y, Cortes C, Burges C (2010) MNIST handwritten digit database"},{"key":"3849_CR29","unstructured":"Nielsen M (2019) Neural Networks and Deep Learning. Determination Press, neuralnetworksanddeeplearning.com, Neural Networks and Deep Learning"},{"key":"3849_CR30","unstructured":"Zynq-7000 SoC Data Sheet: Overview. V1.11.1, Xilinx, July 2 (2018)"},{"key":"3849_CR31","unstructured":"Zynq-7000 SoC Technical Reference Manual. V1.12.2, Xilinx, July (2018)"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03849-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-03849-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03849-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T11:26:01Z","timestamp":1637061961000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-03849-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,13]]},"references-count":31,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["3849"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-03849-7","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,13]]},"assertion":[{"value":"27 April 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 May 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}