{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,18]],"date-time":"2023-08-18T08:54:55Z","timestamp":1692348895883},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s11227-021-03851-z","type":"journal-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T11:05:20Z","timestamp":1624878320000},"page":"2287-2306","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design and analysis of SRAM cell using reversible logic gates towards smart computing"],"prefix":"10.1007","volume":"78","author":[{"given":"O.","family":"Mohana chandrika","sequence":"first","affiliation":[]},{"given":"M.","family":"Siva kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,28]]},"reference":[{"key":"3851_CR1","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/j.mejo.2016.02.011","volume":"51","author":"S-L Wu","year":"2016","unstructured":"Wu S-L, Lu C-Y, Tu M-H, Chuang C-T (2016) A 0.35 V, 375 kHz, 5.43 uW, 40 nm, 128 kb, symmetrical 10T subthreshold SRAM with tri state bit-line. Microelectron J 51:89\u201398. https:\/\/doi.org\/10.1016\/j.mejo.2016.02.011","journal-title":"Microelectron J"},{"key":"3851_CR2","doi-asserted-by":"publisher","first-page":"3317","DOI":"10.1007\/s00034-014-9791-8","volume":"33","author":"J Chen","year":"2014","unstructured":"Chen J, Chong KS, Gwee BH (2014) Ultra-low power read-decoupled SRAMs with ultra-low write-bitline voltage swing. Circuits Syst Signal Process 33:3317\u20133329. https:\/\/doi.org\/10.1007\/s00034-014-9791-8","journal-title":"Circuits Syst Signal Process"},{"key":"3851_CR3","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1007\/s00034-015-0086-5","volume":"35","author":"CB Kushwah","year":"2016","unstructured":"Kushwah CB, Vishvakarma SK, Dwivedi D (2016) Single-ended boost-less (SE-BL) 7T process tolerant SRAM design in sub-threshold regime for ultra-low-power applications. Circuits Syst Signal Process 35:385\u2013407. https:\/\/doi.org\/10.1007\/s00034-015-0086-5","journal-title":"Circuits Syst Signal Process"},{"key":"3851_CR4","doi-asserted-by":"publisher","first-page":"1437","DOI":"10.1007\/s00034-015-0119-0","volume":"35","author":"M Moghaddam","year":"2016","unstructured":"Moghaddam M, Timarchi S, Moaiyeri MH et al (2016) An ultra-low-power 9T SRAM cell based on threshold voltage techniques. Circuits Syst Signal Process 35:1437\u20131455. https:\/\/doi.org\/10.1007\/s00034-015-0119-0","journal-title":"Circuits Syst Signal Process"},{"key":"3851_CR5","doi-asserted-by":"publisher","first-page":"986","DOI":"10.1109\/TCSII.2008.2001965","volume":"55","author":"D Anh-Tuan","year":"2008","unstructured":"Anh-Tuan D, Zhi-Hui K, Kiat-Seng Y (2008) Hybrid-mode SRAM sense amplifiers: new approach on transistor sizing. IEEE Trans Circuits Syst II 55:986\u2013990. https:\/\/doi.org\/10.1109\/TCSII.2008.2001965","journal-title":"IEEE Trans Circuits Syst II"},{"key":"3851_CR6","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/TCSII.2008.926797","volume":"55","author":"YC Lai","year":"2008","unstructured":"Lai YC, Huang SY (2008) A resilient and power-efficient automatic-power-down sense amplifier for SRAM design. IEEE Trans Circuits Syst II Exp Briefs 55:1031\u20131035. https:\/\/doi.org\/10.1109\/TCSII.2008.926797","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"3851_CR7","doi-asserted-by":"publisher","first-page":"2338","DOI":"10.1109\/JSSC.2008.2001903","volume":"43","author":"B Zhai","year":"2008","unstructured":"Zhai B, Hanson S, Blaauw D, Sylvester D (2008) A variation-tolerant sub-200 mV 6-T subthreshold SRAM. IEEE J Solid-State Circuits 43:2338\u20132348. https:\/\/doi.org\/10.1109\/JSSC.2008.2001903","journal-title":"IEEE J Solid-State Circuits"},{"key":"3851_CR8","doi-asserted-by":"publisher","first-page":"680","DOI":"10.1109\/JSSC.2006.891726","volume":"42","author":"BH Calhoun","year":"2007","unstructured":"Calhoun BH, Chandrakasan AP (2007) A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. IEEE J Solid-State Circuits 42:680\u2013688. https:\/\/doi.org\/10.1109\/JSSC.2006.891726","journal-title":"IEEE J Solid-State Circuits"},{"key":"3851_CR9","first-page":"241","volume":"7","author":"T-H Kim","year":"2007","unstructured":"Kim T-H, Liu J, Kim CH (2007) An 8T subthreshold SRAM cell utilizing reverse short channel effect for write margin and read performance improvement. IEEE Custom Integr Circuits Conf (CICC) 7:241\u2013244","journal-title":"IEEE Custom Integr Circuits Conf (CICC)"},{"issue":"10","key":"3851_CR10","doi-asserted-by":"publisher","first-page":"2344","DOI":"10.1109\/JSSC.2006.881549","volume":"41","author":"J Chen","year":"2006","unstructured":"Chen J, Clark LT, Chen T-H (2006) An ultra-low-power memory with a subthreshold power supply voltage. IEEE J Solid-State Circuits 41(10):2344\u20132353. https:\/\/doi.org\/10.1109\/JSSC.2006.881549","journal-title":"IEEE J Solid-State Circuits"},{"issue":"4","key":"3851_CR11","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","volume":"43","author":"L Chang","year":"2008","unstructured":"Chang L et al (2008) An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J Solid-State Circuits 43(4):956\u2013963. https:\/\/doi.org\/10.1109\/JSSC.2007.917509","journal-title":"IEEE J Solid-State Circuits"},{"key":"3851_CR12","unstructured":"AM Tekalp (1995) Digital video processing. Englewood Cliffs, NJ, USA"},{"issue":"4","key":"3851_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1177352.1177355","volume":"38","author":"A Yilmaz","year":"2006","unstructured":"Yilmaz A, Javed O, Shah M (2006) Object tracking: a survey. ACM Comput Surv 38(4):1\u201345. https:\/\/doi.org\/10.1145\/1177352.1177355","journal-title":"ACM Comput Surv"},{"key":"3851_CR14","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/1006.001.0001","volume-title":"2D object detection and recognition","author":"Y Amit","year":"2002","unstructured":"Amit Y (2002) 2D object detection and recognition. MIT Press, Cambridge"},{"key":"3851_CR15","volume-title":"Image and video processing","author":"AL Bovic","year":"2000","unstructured":"Bovic AL (2000) Image and video processing. Academic, New York"},{"key":"3851_CR16","volume-title":"Digital image processing","author":"RF Gonzalez","year":"2001","unstructured":"Gonzalez RF, Wood RE (2001) Digital image processing. Pearson Education, Singapore"},{"issue":"12","key":"3851_CR17","doi-asserted-by":"publisher","first-page":"794","DOI":"10.1049\/iet-ipr.2014.0238","volume":"8","author":"MM Azab","year":"2014","unstructured":"Azab MM, Shedeed HA, Hussein AS (2014) New technique for online object tracking-by-detection in video. IET Image Process 8(12):794\u2013803","journal-title":"IET Image Process"},{"issue":"5","key":"3851_CR18","doi-asserted-by":"publisher","first-page":"2679","DOI":"10.1109\/JSEN.2014.2382174","volume":"15","author":"S Zhang","year":"2015","unstructured":"Zhang S, Wang C, Chan SC, Wei X, Ho CH (2015) New object detection, tracking, and recognition approaches for video surveillance over camera network. IEEE Sens J 15(5):2679\u20132691. https:\/\/doi.org\/10.1109\/JSEN.2014.2382174","journal-title":"IEEE Sens J"},{"key":"3851_CR19","doi-asserted-by":"crossref","unstructured":"Behera RK, Kharade P, Yerva S, Dhane P, Jain A, Kutty K (2012) Multicamera based surveillance system. In: Proc. World Congr. Inf. Commun. Technol. (WICT), Trivandrum, India, pp 102\u2013108","DOI":"10.1109\/WICT.2012.6409058"},{"issue":"1","key":"3851_CR20","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/TVLSI.2007.909792","volume":"16","author":"K Agarwal","year":"2008","unstructured":"Agarwal K, Nassif S (2008) The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies. IEEE Trans Very Large Scale Integr VLSI Syst 16(1):86\u201397","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"11","key":"3851_CR21","doi-asserted-by":"publisher","first-page":"2713","DOI":"10.1109\/JSSC.2011.2164009","volume":"46","author":"A Teman","year":"2011","unstructured":"Teman A, Pergament L, Cohen O, Fish A (2011) A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM). IEEE J Solid-State Circuits 46(11):2713\u20132726. https:\/\/doi.org\/10.1109\/JSSC.2011.2164009","journal-title":"IEEE J Solid-State Circuits"},{"issue":"8","key":"3851_CR22","doi-asserted-by":"publisher","first-page":"2249","DOI":"10.1109\/TED.2011.2138142","volume":"58","author":"T Hiramoto","year":"2011","unstructured":"Hiramoto T, Suzuki M, Song X, Shimizu K, Saraya T, Nishida A, Tsunomura T, Kamohara S, Takeuchi K, Mogami T (2011) Direct Measurement of Correlation between SRAM noise margin and individual cell transistor variability by using device matrix array. IEEE Trans Electron Dev 58(8):2249\u20132256. https:\/\/doi.org\/10.1109\/TED.2011.2138142","journal-title":"IEEE Trans Electron Dev"},{"key":"3851_CR23","doi-asserted-by":"crossref","unstructured":"Morrison M, Lewandowski M, Meana R, Ranganathan N (2011) Design of static and dynamic RAM arrays using a novel reversible logic gate and decoder. In:11th IEEE Conference on Nanotechnology (IEEE-NANO), pp 417\u2013420","DOI":"10.1109\/NANO.2011.6144407"},{"issue":"1","key":"3851_CR24","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/TIM.2009.2022103","volume":"59","author":"S Mahammad","year":"2010","unstructured":"Mahammad S, Veezhinathan K (2010) Constructing online testable circuits using reversible logic. IEEE Trans Instrum Meas 59(1):101\u2013109. https:\/\/doi.org\/10.1109\/TIM.2009.2022103","journal-title":"IEEE Trans Instrum Meas"},{"key":"3851_CR25","unstructured":"Sansen (2006) Analog design essentials"},{"issue":"7","key":"3851_CR26","doi-asserted-by":"publisher","first-page":"975","DOI":"10.1109\/TCAD.2014.2313454","volume":"33","author":"M Morrison","year":"2014","unstructured":"Morrison M, Ranganathan N (2014) Synthesis of dual-rail adiabatic logic for low power security applications. IEEE Trans Comput Aided Des Integr Circuits Syst 33(7):975\u2013988. https:\/\/doi.org\/10.1109\/TCAD.2014.2313454","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"3851_CR27","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TDMR.2020.2996627","volume":"20","author":"E Rezaei","year":"2020","unstructured":"Rezaei E, Donato M et al (2020) Fundamental thermal limits on data retention in low-voltage CMOS latches and SRAM. IEEE Trans Device Mater Reliab 20(3):488\u2013497. https:\/\/doi.org\/10.1109\/TDMR.2020.2996627","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"1","key":"3851_CR28","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/LES.2017.2750140","volume":"10","author":"S Ataei","year":"2017","unstructured":"Ataei S, Stine JE (2017) A 64 kB approximate SRAM architecture for low-power video applications. IEEE Embedded Syst Lett 10(1):10\u201313. https:\/\/doi.org\/10.1109\/LES.2017.2750140","journal-title":"IEEE Embedded Syst Lett"},{"issue":"5","key":"3851_CR29","doi-asserted-by":"publisher","first-page":"811","DOI":"10.1109\/TNS.2020.2983586","volume":"67","author":"G Torrens","year":"2020","unstructured":"Torrens G, Alheyasat A, Alorda B, Barcel\u00f3 S, Segura J, Bota SA (2020) Transistor width effect on the power supply voltage dependence of \u03b1-SER in CMOS 6T SRAM. IEEE Trans Nucl Sci 67(5):811\u2013817. https:\/\/doi.org\/10.1109\/TNS.2020.2983586","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"3851_CR30","doi-asserted-by":"publisher","first-page":"339","DOI":"10.1109\/TNS.2017.2779786","volume":"65","author":"M Raine","year":"2018","unstructured":"Raine M, Gaillardin M, Lagutere T, Duhamel O, Paillet P (2018) Estimation of the single event upset sensitivity of advanced SOI SRAMs. IEEE Trans Nucl Sci 65(1):339\u2013345. https:\/\/doi.org\/10.1109\/TNS.2017.2779786","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"3851_CR31","doi-asserted-by":"publisher","first-page":"1023","DOI":"10.1109\/TCSII.2018.2869945","volume":"66","author":"N Surana","year":"2019","unstructured":"Surana N, Mekie J (2019) Energy efficient single-ended 6-T SRAM for multimedia applications. IEEE Trans Circuits Syst II Exp Briefs 66(6):1023\u20131027. https:\/\/doi.org\/10.1109\/TCSII.2018.2869945","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"issue":"3","key":"3851_CR32","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1109\/TSM.2017.2718029","volume":"30","author":"N Yadav","year":"2017","unstructured":"Yadav N, Shah AP, Vishvakarma SK (2017) Stable, reliable and bit-interleaving 12T SRAM for space applications: a device circuit co-design. IEEE Trans Semicond Manuf 30(3):276\u2013284. https:\/\/doi.org\/10.1109\/TSM.2017.2718029","journal-title":"IEEE Trans Semicond Manuf"},{"key":"3851_CR33","doi-asserted-by":"publisher","first-page":"2279","DOI":"10.1109\/ACCESS.2017.2782740","volume":"6","author":"P Singh","year":"2017","unstructured":"Singh P, Vishvakarma SK (2017) Ultra-low power high stability 8T SRAM for application in object tracking system. IEEE Access 6:2279\u20132290. https:\/\/doi.org\/10.1109\/ACCESS.2017.2782740","journal-title":"IEEE Access"},{"issue":"10","key":"3851_CR34","doi-asserted-by":"publisher","first-page":"2726","DOI":"10.1109\/TCSI.2017.2700818","volume":"64","author":"N Zheng","year":"2017","unstructured":"Zheng N, Mazumder P (2017) Modeling and mitigation of static noise margin variation in subthreshold SRAM cells. IEEE Trans Circuits Syst I Regul Pap 64(10):2726\u20132736. https:\/\/doi.org\/10.1109\/TCSI.2017.2700818","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"3851_CR35","doi-asserted-by":"crossref","unstructured":"Zamani M, Hassanzadeh S, Hajsadeghi K, Saeidi R (2013) A 32kb 90nm 9T -SRAM cell sub-threshold SRAM with improved read and write SNM. In: International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), pp 104\u2013107","DOI":"10.1109\/DTIS.2013.6527787"},{"issue":"12","key":"3851_CR36","doi-asserted-by":"publisher","first-page":"4684","DOI":"10.1109\/TCSI.2020.3018328","volume":"67","author":"Y Chen","year":"2020","unstructured":"Chen Y, Hu Y, Zhou J, Ni T, Cui J, Girard P, Wen X (2020) Novel speed-and-power-optimized SRAM cell designs with enhanced self-recoverability from single- and double-node upsets. IEEE Trans Circuits Syst I Regul Pap 67(12):4684\u20134695. https:\/\/doi.org\/10.1109\/TCSI.2020.3018328","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"8","key":"3851_CR37","doi-asserted-by":"publisher","first-page":"2521","DOI":"10.1109\/TCSI.2020.2981901","volume":"67","author":"M Ali","year":"2020","unstructured":"Ali M, Jaiswal A, Kodge S, Agrawal A, Chakraborty I, Roy K (2020) IMAC: in-memory multi-bit multiplication and accumulation in 6T SRAM array. IEEE Trans Circuits Syst I Regul Pap 67(8):2521\u20132531. https:\/\/doi.org\/10.1109\/TCSI.2020.2981901","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"3","key":"3851_CR38","doi-asserted-by":"publisher","first-page":"530","DOI":"10.1109\/TDMR.2020.3004940","volume":"20","author":"Y Liu","year":"2020","unstructured":"Liu Y, Shi Z, Pan W, Lan F (2020) A VDD correction method for static stability test of SRAM bit cell. IEEE Trans Device Mater Reliab 20(3):530\u2013540. https:\/\/doi.org\/10.1109\/TDMR.2020.3004940","journal-title":"IEEE Trans Device Mater Reliab"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03851-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-03851-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03851-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,24]],"date-time":"2022-01-24T11:26:50Z","timestamp":1643023610000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-03851-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,28]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["3851"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-03851-z","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,28]]},"assertion":[{"value":"29 April 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}