{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:43:18Z","timestamp":1774719798556,"version":"3.50.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1007\/s11227-021-03927-w","type":"journal-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T11:05:20Z","timestamp":1624878320000},"page":"2219-2244","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Power side-channel leakage assessment and locating the exact sources of leakage at the early stages of ASIC design process"],"prefix":"10.1007","volume":"78","author":[{"given":"Vahhab","family":"Samadi Bokharaie","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2292-4135","authenticated-orcid":false,"given":"Ali","family":"Jahanian","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,28]]},"reference":[{"key":"3927_CR1","first-page":"388","volume-title":"Annual international cryptology conference","author":"P Kocher","year":"1999","unstructured":"Kocher P, Jaffe J, Jun B (1999) Differential power analysis. Annual international cryptology conference. Springer, Berlin, pp 388\u2013397"},{"key":"3927_CR2","first-page":"104","volume-title":"Annual international cryptology conference","author":"PC Kocher","year":"1996","unstructured":"Kocher PC (1996) Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. Annual international cryptology conference. Springer, Berlin, pp 104\u2013113"},{"key":"3927_CR3","first-page":"29","volume":"2002","author":"D Agrawal","year":"2003","unstructured":"Agrawal D, Archambeault B, Rao J, Rohatgi P (2003) The EM side-channel (s). Cryptographic hardware and embedded systems-CHES 2002:29\u201345","journal-title":"Cryptographic hardware and embedded systems-CHES"},{"key":"3927_CR4","first-page":"444","volume-title":"Annual cryptology conference","author":"D Genkin","year":"2014","unstructured":"Genkin D, Shamir A, Tromer E (2014) RSA key extraction via low-bandwidth acoustic cryptanalysis. Annual cryptology conference. Springer, Berlin, pp 444\u2013461"},{"key":"3927_CR5","first-page":"16","volume-title":"International workshop on cryptographic hardware and embedded Systems","author":"E Brier","year":"2004","unstructured":"Brier E, Clavier C, Olivier F (2004) Correlation power analysis with a leakage model. International workshop on cryptographic hardware and embedded Systems. Springer, Berlin, pp 16\u201329"},{"key":"3927_CR6","first-page":"151","volume-title":"Number theory and cryptography","author":"SA Huss","year":"2013","unstructured":"Huss SA, St\u00f6ttinger M, Zohner M (2013) AMASIVE: an adaptable and modular autonomous side-channel vulnerability evaluation framework. Number theory and cryptography. Springer, Berlin, pp 151\u2013165"},{"issue":"1","key":"3927_CR7","doi-asserted-by":"publisher","first-page":"4","DOI":"10.3390\/jlpea7010004","volume":"7","author":"S Huss","year":"2017","unstructured":"Huss S, Stein O (2017) A novel design flow for a security-driven synthesis of side-channel hardened cryptographic modules. J Low Power Electron Appl 7(1):4","journal-title":"J Low Power Electron Appl"},{"key":"3927_CR8","doi-asserted-by":"publisher","first-page":"16","DOI":"10.29007\/mbf3","volume":"7","author":"D \u0160ijacic","year":"2018","unstructured":"\u0160ijacic D, Balasch J, Yang B, Ghosh S, Verbauwhede I (2018) Towards efficient and automated side channel evaluations at design time. Kalpa Public Comput 7:16\u201331","journal-title":"Kalpa Public Comput"},{"key":"3927_CR9","doi-asserted-by":"crossref","unstructured":"Demme J, Martin R, Waksman A, Sethumadhavan S (2012) Side-channel vulnerability factor: a metric for measuring information leakage. In: 2012 39th Annual International Symposium on Computer Architecture (ISCA). IEEE, pp 106\u2013117","DOI":"10.1109\/ISCA.2012.6237010"},{"issue":"3","key":"3927_CR10","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MM.2013.23","volume":"33","author":"J Demme","year":"2013","unstructured":"Demme J, Martin R, Waksman A, Sethumadhavan S (2013) A quantitative, experimental approach to measuring processor side-channel security. IEEE Micro 33(3):68\u201377","journal-title":"IEEE Micro"},{"key":"3927_CR11","doi-asserted-by":"crossref","unstructured":"Zhang T, Liu F, Chen S, Lee RB (2013) Side-channel vulnerability metrics: the promise and the pitfalls. In: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy. ACM, p 2","DOI":"10.1145\/2487726.2487728"},{"key":"3927_CR12","doi-asserted-by":"crossref","unstructured":"Callan R, Zaji\u0107 A, Prvulovic M (2014) A practical methodology for measuring the side-channel signal available to the attacker for instruction-level events. In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, pp 242\u2013254","DOI":"10.1109\/MICRO.2014.39"},{"key":"3927_CR13","first-page":"115","volume":"7","author":"BJ Gilbert Goodwill","year":"2011","unstructured":"Gilbert Goodwill BJ, Jaffe J, Rohatgi P (2011) A testing methodology for side-channel resistance validation. NIST non-invasive attack testing workshop 7:115\u2013136","journal-title":"NIST non-invasive attack testing workshop"},{"key":"3927_CR14","unstructured":"Design Compiler: RTL Synthesis, viewed 2 (2019).https:\/\/www.synopsys.com\/support\/training\/rtl-synthesis\/design-compiler-rtl-synthesis.html"},{"key":"3927_CR15","unstructured":"ModelSim ASIC and FPGA Design\u2014Mentor Graphics, viewed 2 (2019).https:\/\/www.mentor.com\/products\/fv\/modelsim\/"},{"issue":"2","key":"3927_CR16","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1007\/s13389-016-0120-y","volume":"6","author":"T Schneider","year":"2016","unstructured":"Schneider T, Moradi A (2016) Leakage assessment methodology. J Cryptogr Eng 6(2):85\u201399","journal-title":"J Cryptogr Eng"},{"key":"3927_CR17","unstructured":"Vamshi PN (2019) Hardware-implementation-of-AES-verilog: hardware implementation of advanced encryption standard algorithm in verilog, viewed 2.https:\/\/github.com\/pnvamshi\/Hardware-Implementation-of-AES-Verilog"},{"key":"3927_CR18","first-page":"65","volume-title":"International conference on smart card research and advanced applications","author":"FX Standaert","year":"2018","unstructured":"Standaert FX (2018) How (not) to use Welch\u2019s t-test in side-channel security evaluations. International conference on smart card research and advanced applications. Springer, Cham, pp 65\u201379"},{"key":"3927_CR19","unstructured":"Mangard S, Oswald E, Popp T (2008) Power analysis attacks: revealing the secrets of smart cards, vol 31. Springer"},{"key":"3927_CR20","first-page":"102561","volume":"54","author":"VS Bokharaie","year":"2020","unstructured":"Bokharaie VS, Jahanian A (2020) Side-channel leakage assessment metrics and methodologies at design cycle: a case study for a cryptosystem. J Inf Secur Appl 54:102561","journal-title":"J Inf Secur Appl"},{"issue":"5","key":"3927_CR21","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1007\/s10836-019-05826-8","volume":"35","author":"R Sadhukhan","year":"2019","unstructured":"Sadhukhan R, Mathew P, Roy DB, Mukhopadhyay D (2019) Count your toggles: a new leakage model for pre-silicon power analysis of crypto designs. J Electron Test 35(5):605\u2013619","journal-title":"J Electron Test"},{"issue":"5","key":"3927_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3212719","volume":"23","author":"D Zoni","year":"2018","unstructured":"Zoni D, Barenghi A, Pelosi G, Fornaciari W (2018) A comprehensive side-channel information leakage analysis of an in-order RISC CPU microarchitecture. ACM Trans Design Autom Electron Syst (TODAES) 23(5):1\u201330","journal-title":"ACM Trans Design Autom Electron Syst (TODAES)"},{"key":"3927_CR23","doi-asserted-by":"crossref","unstructured":"Slpsk P, Vairam PK, Rebeiro C, Kamakoti V (2019) Karna: a gate-sizing based security aware EDA flow for improved power side-channel attack protection. In: 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, pp 1\u20138","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"3927_CR24","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-030-16458-4_1","volume-title":"International conference on codes, cryptology, and information security","author":"Y Souissi","year":"2019","unstructured":"Souissi Y, Facon A, Guilley S (2019) Virtual security evaluation. International conference on codes, cryptology, and information security. Springer, Cham, pp 3\u201312"},{"key":"3927_CR25","unstructured":"Ganesan V, Bodduna R, Rebeiro C (2019) PARAM: a microprocessor hardened for power side-channel attack resistance. arXiv preprint arXiv:1911.08813"},{"issue":"8","key":"3927_CR26","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MC.2016.226","volume":"49","author":"K Xiao","year":"2016","unstructured":"Xiao K, Nahiyan A, Tehranipoor M (2016) Security rule checking in IC design. Computer 49(8):54\u201361","journal-title":"Computer"},{"issue":"6","key":"3927_CR27","doi-asserted-by":"publisher","first-page":"1003","DOI":"10.1109\/TCAD.2018.2834396","volume":"38","author":"A Nahiyan","year":"2019","unstructured":"Nahiyan A, Farahmandi F, Mishra P, Forte D, Tehranipoor M (2019) Security-aware FSM design flow for identifying and mitigating vulnerabilities to fault attacks. IEEE Trans Comput Aided Design Integr Circuits Syst 38(6):1003\u20131016","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"issue":"7","key":"3927_CR28","doi-asserted-by":"publisher","first-page":"1197","DOI":"10.1109\/TCAD.2005.855939","volume":"25","author":"K Tiri","year":"2006","unstructured":"Tiri K, Verbauwhede I (2006) A digital design flow for secure integrated circuits. IEEE Trans Comput Aided Design Integr Circuits Syst 25(7):1197\u20131208","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"3927_CR29","doi-asserted-by":"crossref","unstructured":"He M, Park J, Nahiyan A, Vassilev A, Jin Y, Tehranipoor M (2019) RTL-PSC: automated power side-channel leakage assessment at register-transfer level. In: 2019 IEEE 37th VLSI Test Symposium (VTS). IEEE, pp 1\u20136","DOI":"10.1109\/VTS.2019.8758600"},{"issue":"9","key":"3927_CR30","doi-asserted-by":"publisher","first-page":"4173","DOI":"10.1007\/s11227-016-1824-6","volume":"74","author":"M Agrawal","year":"2018","unstructured":"Agrawal M, Bansal TK, Chang D, Chauhan AK, Hong S, Kang J, Sanadhya SK (2018) RCB: leakage-resilient authenticated encryption via re-keying. J Supercomput 74(9):4173\u20134198","journal-title":"J Supercomput"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03927-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-03927-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-03927-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,24]],"date-time":"2022-01-24T11:26:38Z","timestamp":1643023598000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-03927-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,28]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["3927"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-03927-w","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,28]]},"assertion":[{"value":"31 May 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}