{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T06:02:39Z","timestamp":1775455359684,"version":"3.50.1"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:00Z","timestamp":1633910400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:00Z","timestamp":1633910400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1007\/s11227-021-04089-5","type":"journal-article","created":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T12:05:12Z","timestamp":1633953912000},"page":"6035-6053","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Novel optimized low power design of single-precision floating-point adder using Quantum-dot Cellular Automata"],"prefix":"10.1007","volume":"78","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0716-0296","authenticated-orcid":false,"given":"A. Arunkumar","family":"Gudivada","sequence":"first","affiliation":[]},{"given":"Gnanou Florence","family":"Sudha","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,10,11]]},"reference":[{"key":"4089_CR1","doi-asserted-by":"publisher","unstructured":"ISO\/IEC\/IEEE International Standard\u2014Floating-point arithmetic. In: ISO\/IEC 60559:2020(E) IEEE Std 754\u20132019, pp1\u201386, 8 May 2020. Doi: https:\/\/doi.org\/10.1109\/IEEESTD.2020.9091348","DOI":"10.1109\/IEEESTD.2020.9091348"},{"issue":"1","key":"4089_CR2","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1088\/0957-4484\/4\/1\/004","volume":"4","author":"CS Lent","year":"1993","unstructured":"Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology 4(1):49","journal-title":"Nanotechnology"},{"issue":"3","key":"4089_CR3","doi-asserted-by":"publisher","first-page":"1818","DOI":"10.1063\/1.356375","volume":"75","author":"PD Tougaw","year":"1994","unstructured":"Tougaw PD, Lent CS (1994) Logical devices implemented using quantum cellular automata. J Appl Phys 75(3):1818\u20131825","journal-title":"J Appl Phys"},{"key":"4089_CR4","doi-asserted-by":"crossref","unstructured":"Ozbilen MM, Gok M (2008) A multi-precision floating-point adder. Res Microelectron Electron, IEEE, pp 117\u2013120","DOI":"10.1109\/RME.2008.4595739"},{"issue":"7","key":"4089_CR5","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/TCSII.2014.2327314","volume":"61","author":"MK Jaiswal","year":"2014","unstructured":"Jaiswal MK, Cheung RCC, Balakrishnan M, Paul K (2014) Unified architecture for double\/two-parallel single-precision floating-point adder. IEEE Trans Circuits Syst II Express Briefs 61(7):521\u2013525","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"4089_CR6","doi-asserted-by":"crossref","unstructured":"Jain J, Agrawal R (2015) Design and development of efficient reversible floating-point arithmetic unit. In: 2015 Fifth International Conference on Communication Systems and Network Technologies, IEEE , pp 811\u2013815","DOI":"10.1109\/CSNT.2015.215"},{"key":"4089_CR7","doi-asserted-by":"crossref","unstructured":"Kaivani A, Ko S (2015) Floating-point butterfly architecture based on binary signed-digit representation. IEEE Trans Very Large Scale Integ VLSI Syst 24(3): 1208\u20131211","DOI":"10.1109\/TVLSI.2015.2437999"},{"issue":"1","key":"4089_CR8","doi-asserted-by":"publisher","first-page":"308","DOI":"10.1109\/TC.2015.2417549","volume":"65","author":"W Liu","year":"2015","unstructured":"Liu W, Chen L, Wang C, O\u2019Neill M, Lombardi F (2015) Design and analysis of inexact floating-point adders. IEEE Trans Comput 65(1):308\u2013314","journal-title":"IEEE Trans Comput"},{"key":"4089_CR9","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1007\/978-3-319-99498-7_11","volume-title":"International Conference on Reversible Computation","author":"T Haener","year":"2018","unstructured":"Haener T, Soeken M, Roetteler M, Svore KM (2018) Quantum circuits for floating-point arithmetic. International Conference on Reversible Computation. Springer, Cham, pp 162\u2013174"},{"key":"4089_CR10","doi-asserted-by":"crossref","unstructured":"Honda SJ (2019) Low power 32-bit floating-point adder\/subtractor design using 50nm CMOS VLSI technology. Int J Innov Technol Explor Eng 8(10)","DOI":"10.35940\/ijitee.J8788.0881019"},{"key":"4089_CR11","doi-asserted-by":"publisher","unstructured":"\"IEEE Standard for Floating-Point Arithmetic. In: IEEE Std 754\u20132019 (Revision of IEEE 754\u20132008), pp1\u201384. Doi: https:\/\/doi.org\/10.1109\/IEEESTD.2019.8766229","DOI":"10.1109\/IEEESTD.2019.8766229"},{"key":"4089_CR12","doi-asserted-by":"crossref","unstructured":"Muller JM, Brisebarre N, De Dinechin F, Jeannerod CP, Lefevre V, Melquiond G, Revol N, Stehl\u00e9 D, Torres S (2018) Handbook of floating-point arithmetic, vol. 1. Birkh\u00e4user","DOI":"10.1007\/978-3-319-76526-6"},{"key":"4089_CR13","unstructured":"Arunkumar GA, Sudha GF (2020) Novel optimized tree-based stack-type architecture for 2 n-bit comparator at nano-scale with energy dissipation analysis. J Supercomput, pp 1\u201322"},{"key":"4089_CR14","doi-asserted-by":"crossref","unstructured":"Surya SS, Gudivada AA, Nandan D (2020) Systematic review on full-subtractor using quantum-dot cellular automata (QCA). In: Proceedings of International Conference on Recent Trends in Machine Learning, IoT, Smart Cities and Applications, pp 619\u2013626. Springer, Singapore.","DOI":"10.1007\/978-981-15-7234-0_58"},{"key":"4089_CR15","doi-asserted-by":"crossref","unstructured":"Abdullah-Al-Shafi M, Bahar AN (2018) An architecture of 2-dimensional 4-dot 2-electron QCA full adder and subtractor with energy dissipation study. Active Passive Electron Comp 2018","DOI":"10.1155\/2018\/5062960"},{"issue":"8","key":"4089_CR16","doi-asserted-by":"publisher","first-page":"6438","DOI":"10.1007\/s11227-019-02962-y","volume":"76","author":"J-C Jeon","year":"2020","unstructured":"Jeon J-C (2020) Low-complexity QCA universal shift register design using multiplexer and D flip-flop based on electronic correlations. J Supercomput 76(8):6438\u20136452","journal-title":"J Supercomput"},{"issue":"1","key":"4089_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/2193-1801-3-11","volume":"3","author":"AV Anantha Lakshmi","year":"2014","unstructured":"Anantha Lakshmi AV, Sudha GF (2014) Design of a reversible single-precision floating-point subtractor. Springerplus 3(1):1\u201320","journal-title":"Springerplus"},{"key":"4089_CR18","doi-asserted-by":"publisher","first-page":"813","DOI":"10.1007\/s42452-020-2595-5","volume":"2","author":"AA Gudivada","year":"2020","unstructured":"Gudivada AA, Sudha GF (2020) Design of Baugh-Wooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis. SN Appl Sci 2:813. https:\/\/doi.org\/10.1007\/s42452-020-2595-5","journal-title":"SN Appl Sci"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04089-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-04089-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04089-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,15]],"date-time":"2022-03-15T15:36:21Z","timestamp":1647358581000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-04089-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,11]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,3]]}},"alternative-id":["4089"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-04089-5","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10,11]]},"assertion":[{"value":"13 September 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 October 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}