{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:27:45Z","timestamp":1749619665681,"version":"3.37.3"},"reference-count":59,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T00:00:00Z","timestamp":1635120000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T00:00:00Z","timestamp":1635120000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1007\/s11227-021-04098-4","type":"journal-article","created":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T12:46:10Z","timestamp":1635165970000},"page":"6664-6695","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Power efficient network selector placement in control plane of multiple networks-on-chip"],"prefix":"10.1007","volume":"78","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0608-567X","authenticated-orcid":false,"given":"Sonal","family":"Yadav","sequence":"first","affiliation":[]},{"given":"Ritu","family":"Raj","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,10,25]]},"reference":[{"issue":"2020","key":"4098_CR1","doi-asserted-by":"publisher","first-page":"54776","DOI":"10.1109\/ACCESS.2020.2980942","volume":"8","author":"GT Reddy","year":"2020","unstructured":"Reddy GT, Reddy MPK, Lakshmanna K, Kaluri R, Rajput DS, Srivastava G, Baker T (2020) Analysis of dimensionality reduction techniques on big data. IEEE Access 8(2020):54776\u201354788","journal-title":"IEEE Access"},{"key":"4098_CR2","doi-asserted-by":"publisher","first-page":"6855","DOI":"10.1007\/s11227-019-02915-5","volume":"75","author":"A Jain","year":"2019","unstructured":"Jain A, Laxmi V, Tripathi M et al (2019) S2DIO: an extended scalable 2D mesh network-on-chip routing reconfiguration for efficient bypass of link failures. J Supercomput 75:6855\u20136881","journal-title":"J Supercomput"},{"doi-asserted-by":"crossref","unstructured":"Zhan J, Xie Y, Sun G (2014) NoC-sprinting: interconnect for fine-grained sprinting in the dark silicon era. In: Proceedings of the 51st Annual Design Automation Conference, pp 1\u20136","key":"4098_CR3","DOI":"10.1145\/2593069.2593165"},{"key":"4098_CR4","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1007\/s11227-008-0178-0","volume":"45","author":"A Flores","year":"2008","unstructured":"Flores A, Arag\u00f3n JL, Acacio ME (2008) An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures. J Supercomput 45:341\u2013364","journal-title":"J Supercomput"},{"issue":"4","key":"4098_CR5","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1109\/TC.2019.2959307","volume":"69","author":"X Xiang","year":"2020","unstructured":"Xiang X, Sigdel P, Tzeng N-F (2020) Bufferless network-on-chips with bridged multiple subnetworks for deflection reduction and energy savings. IEEE Trans Comput 69(4):577\u2013590","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"4098_CR6","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MM.2017.36","volume":"37","author":"M McKeown","year":"2017","unstructured":"McKeown M, Fu Y, Nguyen T, Zhou Y, Balkind J, Lavrov A, Shahrad M, Payne S, Wentzlaff D (2017) Piton: a manycore processor for multitenant clouds. IEEE Micro 37(2):70\u201380","journal-title":"IEEE Micro"},{"issue":"2","key":"4098_CR7","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani A, Gramunt R, Corbal J, Kim H-S, Vinod K, Chinthamani S, Hutsell S, Agarwal R, Liu Y-C (2016) Knights landing: second-generation intel Xeon Phi product. IEEE Micro 36(2):34\u201346","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"Daya BK, Chen C-HO, Subramanian S, Kwon W-C, Park S, Krishna T, Holt J, Chandrakasan AP, Peh L-S (2014) SCORPIO: a 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering. In: Proceedings of 41st international symposium on computer architecture (ISCA), pp 25\u201336","key":"4098_CR8","DOI":"10.1109\/ISCA.2014.6853232"},{"issue":"5","key":"4098_CR9","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao C-C, Brown JF III, Agarwal A (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27(5):15\u201331","journal-title":"IEEE Micro"},{"issue":"5","key":"4098_CR10","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MM.2007.4378782","volume":"27","author":"P Gratz","year":"2007","unstructured":"Gratz P, Kim C, Sankaralingam K, Hanson H, Shivakumar P, Keckler S, Burger D (2007) On-chip interconnection networks of the TRIPS chip. IEEE Micro 27(5):41\u201350","journal-title":"IEEE Micro"},{"issue":"2","key":"4098_CR11","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor MB, Kim J, Miller J, Wentzlaff D, Ghodrat F, Greenwald B, Hoffman H, Johnson P, Lee J-W, Lee W, Ma A, Saraf A, Seneski M, Shnidman N, Strumpen V, Frank M, Amarasinghe S, Agarwal A (2002) The raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro 22(2):25\u201335","journal-title":"IEEE Micro"},{"key":"4098_CR12","first-page":"285","volume-title":"Network-on-chip customizations for message passing interface primitives","author":"Z Wang","year":"2015","unstructured":"Wang Z, Ma S, Huang L, Lai M, Shi W (2015) Network-on-chip customizations for message passing interface primitives. Morgan Kaufmann, Networks-On-Chip, Burlington, pp 285\u2013315"},{"doi-asserted-by":"crossref","unstructured":"Semakin AN (2021) Simulation of a multi-core computer system in the gem5 simulator. In: AIP Conference Proceedings. 2318, 1. AIP Publishing LLC","key":"4098_CR13","DOI":"10.1063\/5.0035841"},{"unstructured":"France L, Bruguier F, Mushtaq M, Novo D, Benoit P (2021) Implementation of Rowhammer effect in gem5. In: 15\u00e8me Colloque National du GDR SoC2","key":"4098_CR14"},{"issue":"06","key":"4098_CR15","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TC.2021.3069968","volume":"70","author":"A Das","year":"2021","unstructured":"Das A, Kumar A, Jose J, Palesi M (2021) Opportunistic caching in NoC: exploring ways to reduce miss penalty. IEEE Trans Comput 70(06):892\u2013905","journal-title":"IEEE Trans Comput"},{"issue":"2021","key":"4098_CR16","doi-asserted-by":"publisher","first-page":"342","DOI":"10.1016\/j.vlsi.2021.08.008","volume":"81","author":"N Dahir","year":"2021","unstructured":"Dahir N, Karkar A, Palesi M, Mak T, Yakovlev A (2021) Power density aware application mapping in mesh-based network-on-chip architecture: an evolutionary multi-objective approach. Integration 81(2021):342\u2013353","journal-title":"Integration"},{"doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: characterization and architectural implications. In: International Conference on Parallel Architectures and Compilation Techniques (PACT), pp 72\u201381","key":"4098_CR17","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Gaur MS, Kapoor HK (2019) Late breaking results: improving static power efficiency via placement of network demultiplexer over control plane of router in multi-NoCs. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp 1\u20132","key":"4098_CR18","DOI":"10.1145\/3316781.3322471"},{"doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Gaur MS (2020) Multiple-NoC exploration and customization for energy efficient traffic distribution. In: 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), pp 200\u2013201","key":"4098_CR19","DOI":"10.1109\/VLSI-SOC46417.2020.9344101"},{"doi-asserted-by":"crossref","unstructured":"Abts D, Jerger NDE, Kim J, Gibson D, Lipasti MH (2009) Achieving predictable performance through better memory controller placement in many-core CMPs. In: Proceedings of the 36th annual international symposium on computer architecture (ISCA). ACM, pp 451\u2013461","key":"4098_CR20","DOI":"10.1145\/1555815.1555810"},{"issue":"7","key":"4098_CR21","doi-asserted-by":"publisher","first-page":"2150115","DOI":"10.1142\/S0218126621501152","volume":"30","author":"H Zhao","year":"2021","unstructured":"Zhao H, Zhang F, Chen L, Lu M (2021) A method of fast evaluation of an MC placement for network-on-chip. J Circuits Syst Comput 30(7):2150115","journal-title":"J Circuits Syst Comput"},{"doi-asserted-by":"crossref","unstructured":"Hung W, Addo-Quaye C, Theocharides T, Xie Y, Vijaykrishnan N, Irwin MJ (2004) Thermal-aware IP virtualization and placement for networks-on-chip architecture. In: Proceedings of the International Conference on Computer Design. IEEE, pp 430\u2013437","key":"4098_CR22","DOI":"10.1109\/ICCD.2004.1347958"},{"doi-asserted-by":"crossref","unstructured":"Hu J, Marculescu R (2003) Energy-aware mapping for tile-based NoC architecture under performance constraints. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp 233\u2013239","key":"4098_CR23","DOI":"10.1145\/1119772.1119818"},{"doi-asserted-by":"crossref","unstructured":"Srinivasan K, Chatha K (2005) A technique for low energy mapping and routing in network-on-chip architectures. In: Proceedings of the international symposium on low power electronics and design. IEEE, pp 387\u2013392","key":"4098_CR24","DOI":"10.1145\/1077603.1077695"},{"issue":"6","key":"4098_CR25","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/MCE.2019.2928593","volume":"8","author":"M Robaei","year":"2019","unstructured":"Robaei M, Zhao H (2019) Broadcast-based hybrid wired-wireless NoC for efficient data transfer in GPU of CE systems. IEEE Consum Electron Mag 8(6):62\u201367","journal-title":"IEEE Consum Electron Mag"},{"issue":"1","key":"4098_CR26","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1049\/iet-cdt.2018.5202","volume":"14","author":"P Kullu","year":"2020","unstructured":"Kullu P, Ar Y, Tosun S, Ozdemir S (2020) Mapping application-specific topology to mesh topology with reconfigurable switches. IET Comput Digital Tech 14(1):9\u201316","journal-title":"IET Comput Digital Tech"},{"doi-asserted-by":"crossref","unstructured":"Bayar S, Yurdakul A (2016) An efficient mapping algorithm on 2-D mesh network-on-chip with reconfigurable switches. In: 2016 International conference on design and technology of integrated systems in nanoscale Era (DTIS), Istanbul, Turkey, pp 1\u20134","key":"4098_CR27","DOI":"10.1109\/DTIS.2016.7483808"},{"issue":"2020","key":"4098_CR28","doi-asserted-by":"publisher","first-page":"106578","DOI":"10.1016\/j.compeleceng.2020.106578","volume":"83","author":"M Baharloo","year":"2020","unstructured":"Baharloo M, Aligholipour R, Abdollahi M, Khonsari A (2020) ChangeSUB: a power efficient multiple network-on-chip architecture. Comput Electr Eng 83(2020):106578","journal-title":"Comput Electr Eng"},{"issue":"2018","key":"4098_CR29","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1016\/j.micpro.2018.09.006","volume":"63","author":"A Shahidinejad","year":"2018","unstructured":"Shahidinejad A, Fathi S (2018) Wireless-assisted multiple network on chip using microring resonators. Microprocess Microsyst 63(2018):190\u2013198","journal-title":"Microprocess Microsyst"},{"issue":"2","key":"4098_CR30","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3200201","volume":"15","author":"A Ejaz","year":"2018","unstructured":"Ejaz A, Papaefstathiou V, Sourdis I (2018) DDRNoC: dual data-rate network-on-chip. ACM Trans Archit Code Optim 15(2):1\u201324","journal-title":"ACM Trans Archit Code Optim"},{"issue":"2021","key":"4098_CR31","doi-asserted-by":"publisher","first-page":"1185","DOI":"10.1007\/s10586-020-03142-x","volume":"24","author":"F Rad","year":"2021","unstructured":"Rad F, Reshadi M, Khademzadeh A (2021) A novel arbitration mechanism for crossbar switch in wireless network-on-chip. Cluster Comput 24(2021):1185\u20131198","journal-title":"Cluster Comput"},{"issue":"6","key":"4098_CR32","doi-asserted-by":"publisher","first-page":"621","DOI":"10.3390\/mi12060621","volume":"12","author":"W Ma","year":"2021","unstructured":"Ma W, Gao X, Gao Y, Yu N (2021) A latency-optimized network-on-chip with rapid bypass channels. Micromachines 12(6):621","journal-title":"Micromachines"},{"doi-asserted-by":"crossref","unstructured":"Neelkamal, Yadav S, Kapoor HK (2019) Lightweight message encoding of power-gating controller for on-time wakeup of gated router in network-on-chip. In: 2019 9th International symposium on embedded computing and system design (ISED), pp 1\u20136","key":"4098_CR33","DOI":"10.1109\/ISED48680.2019.9096253"},{"doi-asserted-by":"crossref","unstructured":"Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: Proceedings of the 20th Annual International Conference on Supercomputing. ACM, pp 187\u2013198","key":"4098_CR34","DOI":"10.1145\/1183401.1183430"},{"doi-asserted-by":"crossref","unstructured":"Carara E, Calazans N, Moraes F (2007) Router architecture for high-performance NoCs. In: Proceedings of the 20th Annual Conference on Integrated Circuits and Systems Design (SBCCI). ACM, pp 111\u2013116","key":"4098_CR35","DOI":"10.1145\/1284480.1284515"},{"issue":"12","key":"4098_CR36","doi-asserted-by":"publisher","first-page":"1906","DOI":"10.1109\/TCAD.2013.2276399","volume":"32","author":"YJ Yoon","year":"2013","unstructured":"Yoon YJ, Concer N, Petracca M, Carloni LP (2013) Virtual channels and multiple physical networks: two alternatives to improve NOC performance. IEEE Trans Comput Aided Des Integr Circuits Syst 32(12):1906\u20131919","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"doi-asserted-by":"crossref","unstructured":"Grot B, Hestness J, Keckler SW, Mutlu O (2009) Express cube topologies for on-chip interconnects. In: International symposium on high-performance computer architecture (HPCA). IEEE, pp 163\u2013174","key":"4098_CR37","DOI":"10.1109\/HPCA.2009.4798251"},{"doi-asserted-by":"crossref","unstructured":"Kumar P, Pan Y, Kim J, Memik G, Choudhary A (2009) Exploring concentration and channel slicing in on-chip network router. In: Proceedings of 3rd ACM\/IEEE international symposium on networks-on-chip. pp 276\u2013285","key":"4098_CR38","DOI":"10.1109\/NOCS.2009.5071477"},{"unstructured":"G\u00f3mez C, G\u00f3mez ME, L\u00f3pez P, Duato J (2008) Exploiting wiring resources on interconnection network: Increasing path diversity. Working on Parallel, Distributed, and Network-Based Processing. pp 20\u201329","key":"4098_CR39"},{"doi-asserted-by":"crossref","unstructured":"Teimouri N, Modarressi M, Tavakkol A, Sarbazi-azad H (2011) Energy-optimized on-chip networks using reconfigurable shortcut paths. In: Conference on Architecture of Computing Systems. pp 231\u2013242","key":"4098_CR40","DOI":"10.1007\/978-3-642-19137-4_20"},{"doi-asserted-by":"crossref","unstructured":"Noh S, Ngo V-D, Jao H, Choi H-W (2006) Multiplane virtual channel router for network-on-chip design. In: First International Conference on Communications and Electronics, pp 348\u2013351","key":"4098_CR41","DOI":"10.1109\/CCE.2006.350796"},{"doi-asserted-by":"crossref","unstructured":"Gilabert F, G\u00f3mez ME, Medardoni S, Bertozzi D (2010) Improved Utilization of NoC channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip. In: Proceedings of fourth ACM\/IEEE international symposium on networks-on-chip (NOCS), pp 165\u2013172","key":"4098_CR42","DOI":"10.1109\/NOCS.2010.25"},{"issue":"4","key":"4098_CR43","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1109\/TC.2019.2959307","volume":"69","author":"X Xiang","year":"2020","unstructured":"Xiang X, Sigdel P, Tzeng N (2020) Bufferless network-on-chips with bridged multiple subnetworks for deflection reduction and energy savings. IEEE Trans Comput 69(4):577\u2013590","journal-title":"IEEE Trans Comput"},{"key":"4098_CR44","doi-asserted-by":"publisher","first-page":"185992","DOI":"10.1109\/ACCESS.2020.3030606","volume":"8","author":"AA Morgan","year":"2020","unstructured":"Morgan AA, Hassan AS, El-Kharashi MW, Tawfik A (2020) $$\\text{ NoC}^2$$: an efficient interfacing approach for heavily-communicating NoC-based systems. IEEE Access 8:185992\u2013186011","journal-title":"IEEE Access"},{"doi-asserted-by":"crossref","unstructured":"Volos S, Seiculescu C, Grot B, Pour NK, Falsafi B, Micheli GD (2012) CC-NoC: specializing On-chip interconnects for energy efficiency in cache-coherent servers. In: Proceedings of Sixth IEEE\/ACM international symposium on networks on chip (NoCS), pp 67\u201374","key":"4098_CR45","DOI":"10.1109\/NOCS.2012.15"},{"key":"4098_CR46","volume-title":"Digital integrated circuits: a design perspective","author":"JM Rabaey","year":"1996","unstructured":"Rabaey JM (1996) Digital integrated circuits: a design perspective. Prentice-Hall Inc., New York"},{"unstructured":"Kang KW, Samsung Electronics Co Ltd (2005) Layout structures of data input\/output pads and peripheral circuits of integrated circuit memory devices. U.S. Patent 6, 847, 576","key":"4098_CR47"},{"issue":"2","key":"4098_CR48","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/MDAT.2021.3049177","volume":"38","author":"T-W Huang","year":"2021","unstructured":"Huang T-W, Lin C-X, Wong MDF (2021) OpenTimer v2: a parallel incremental timing analysis engine. IEEE Des Test 38(2):62\u201368","journal-title":"IEEE Des Test"},{"doi-asserted-by":"crossref","unstructured":"Das R, Narayanasamy S, Satpathy SK, Dreslinski RG (2013) Catnap: energy proportional multiple network-on-chip. In: Proceedings of the 40th annual international symposium on computer architecture (ISCA). ACM, pp 320\u2013331","key":"4098_CR49","DOI":"10.1145\/2485922.2485950"},{"doi-asserted-by":"crossref","unstructured":"Bokhari H, Javaid H, Shafique M, Henkel J, Parameswaran S (2015) SuperNet: multimode interconnect architecture for manycore chips. In: Proceedings of the 52nd Annual Design Automation Conference (DAC), vol 85. ACM, pp 1\u20136","key":"4098_CR50","DOI":"10.1145\/2744769.2744912"},{"doi-asserted-by":"crossref","unstructured":"Bai X, Visweswariah C, Strenski PN, Hathaway DJ (2002) Uncertainty-aware circuit optimization. In: Proceedings 2002 Design Automation Conference. (IEEE Cat.No.02CH37324), pp 58\u201363","key":"4098_CR51","DOI":"10.1145\/513918.513935"},{"issue":"4","key":"4098_CR52","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TCAD.2008.917585","volume":"27","author":"R Fung","year":"2008","unstructured":"Fung R, Betz V, Chow W (2008) Slack Allocation and Routing to Improve FPGA Timing While Repairing Short-Path Violations. IEEE Trans Comput Aided Des Integr Circuits Syst 27(4):686\u2013697","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"4098_CR53","volume-title":"Principles and practices of interconnection networks","author":"W Dally","year":"2003","unstructured":"Dally W, Towles B (2003) Principles and practices of interconnection networks. Morgan Kaufmann Publisher, London"},{"issue":"2","key":"4098_CR54","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill MD, Wood DA (2011) The gem5 simulator. SIGARCH Comput Archit News 39(2):1\u20137","journal-title":"SIGARCH Comput Archit News"},{"doi-asserted-by":"crossref","unstructured":"Agarwal N, Krishna T, Peh L-S, Jha NK (2009) Garnet: a detailed on-chip network model inside a full-system simulator. In: IEEE international symposium on performance analysis of systems and software (ISPASS). IEEE, pp 33\u201342","key":"4098_CR55","DOI":"10.1109\/ISPASS.2009.4919636"},{"issue":"1","key":"4098_CR56","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1109\/TVLSI.2010.2091686","volume":"20","author":"AB Kahng","year":"2012","unstructured":"Kahng AB, Li B, Peh L-S, Samadi K (2012) ORION 2.0: a power-area simulator for interconnection networks. IEEE Trans Very Large Scale Integr (TVLSI) Syst 20(1):191\u2013196","journal-title":"IEEE Trans Very Large Scale Integr (TVLSI) Syst"},{"doi-asserted-by":"crossref","unstructured":"Miguel JS, Jerger NE (2015) Data criticality in network on chip design. In: Proceedings of the ninth IEEE\/ACM international symposium on network on chip (NOCS), pp 28\u201330","key":"4098_CR57","DOI":"10.1145\/2786572.2786593"},{"issue":"2018","key":"4098_CR58","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1016\/j.micpro.2018.09.001","volume":"63","author":"M Baharloo","year":"2018","unstructured":"Baharloo M, Khonsari A (2018) A low-power wireless-assisted multiple network-on-chip. Microprocess Microsyst 63(2018):104\u2013115","journal-title":"Microprocess Microsyst"},{"unstructured":"Dasari UK, Temam O, Narayanaswami R, Woo D H, Google LLC (2021) Apparatus and mechanism for processing neural network tasks using a single chip package with multiple identical dies. U.S. Patent 10, 936, 942","key":"4098_CR59"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04098-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-04098-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04098-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,18]],"date-time":"2022-03-18T16:28:39Z","timestamp":1647620919000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-04098-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,25]]},"references-count":59,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022,4]]}},"alternative-id":["4098"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-04098-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2021,10,25]]},"assertion":[{"value":"20 September 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 October 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}