{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:38:49Z","timestamp":1740123529936,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2021,10,12]],"date-time":"2021-10-12T00:00:00Z","timestamp":1633996800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,10,12]],"date-time":"2021-10-12T00:00:00Z","timestamp":1633996800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information technology","doi-asserted-by":"publisher","award":["VISPHD-MEITY-1498"],"award-info":[{"award-number":["VISPHD-MEITY-1498"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1007\/s11227-021-04117-4","type":"journal-article","created":{"date-parts":[[2021,10,13]],"date-time":"2021-10-13T01:29:15Z","timestamp":1634088555000},"page":"6207-6233","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid learning scenario path selection and abstraction framework for smart verification of complex SoCs"],"prefix":"10.1007","volume":"78","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6148-510X","authenticated-orcid":false,"given":"Gaurav","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Lava","family":"Bhargava","sequence":"additional","affiliation":[]},{"given":"Vinod","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,10,12]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Lv X-H, Zhang Y-T, Cao Z-S, Fei W, Ling L (2019) A reusable functional simulation verification method based on UVM for FPGA products in DAS dong. In: Yang X, Xia H, Gao F, Chen W, Liu Z, Pengfei G (eds) Nuclear power plants innovative technologies for instrumentation and control systems. Singapore, Springer Singapore, pp 17\u201327","key":"4117_CR1","DOI":"10.1007\/978-981-13-3113-8_3"},{"doi-asserted-by":"publisher","unstructured":"El-Ashry S, Khamis M, Ibrahim H, Shalaby A, Abdelsalam M, El-Kharashi MW (2020) On error injection for NoC platforms: a UVM-based generic verification environment. IEEE Trans Comput Aided Des Integ Circ Syst 39(5):1137\u20131150. https:\/\/doi.org\/10.1109\/TCAD.2019.2908921","key":"4117_CR2","DOI":"10.1109\/TCAD.2019.2908921"},{"doi-asserted-by":"publisher","unstructured":"Fu Y, Huang K, Zhang L, Fan (2020) A system function verification flow for mixed-signal\u00a0SoC Liu. In: 2020 7th international forum on electrical engineering and automation (IFEEA), pp 738\u2013741. https:\/\/doi.org\/10.1109\/IFEEA51475.2020.00157","key":"4117_CR3","DOI":"10.1109\/IFEEA51475.2020.00157"},{"issue":"8","key":"4117_CR4","doi-asserted-by":"publisher","first-page":"803","DOI":"10.1109\/TSE.2015.2421011","volume":"41","author":"Gregory Gay","year":"2015","unstructured":"Gay Gregory, Staats Matt, Whalen Michael, Mats PE (2015) The risks of coverage-directed test case generation heimdahl. IEEE Trans Softw Eng 41(8):803\u2013819. https:\/\/doi.org\/10.1109\/TSE.2015.2421011","journal-title":"IEEE Trans Softw Eng"},{"unstructured":"UVM 1.2 (Universal Verification Methodology). [online] http:\/\/www.accellera.org\/downloads\/standards\/uvm","key":"4117_CR5"},{"doi-asserted-by":"publisher","unstructured":"Caba J, Rinc\u00f3n F, Barba J, de\u00a0la Torre JA, Carlos J (2020) FPGA-based solution for on-board verification of hardware modules using\u00a0HLS L\u00f3pez. Electronics 9(12). https:\/\/doi.org\/10.3390\/electronics9122024","key":"4117_CR6","DOI":"10.3390\/electronics9122024"},{"doi-asserted-by":"publisher","unstructured":"IEEE standard for systemverilog\u2013unified hardware design, specification, and verification language (2018) IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012), pp 1\u20131315. https:\/\/doi.org\/10.1109\/IEEESTD.2018.8299595","key":"4117_CR7","DOI":"10.1109\/IEEESTD.2018.8299595"},{"doi-asserted-by":"publisher","unstructured":"Syafalni I, Surantha N, Lam DK, Sutisna N, Nagao Y, Wakasugi K, Tongxin Y, Ochi H, Tsuchiya T (2016)Assertion based verification of\u00a0industrial WLAN\u00a0system. In: 2016 IEEE international symposium on circuits and systems (ISCAS), pp 982-985. https:\/\/doi.org\/10.1109\/ISCAS.2016.7527407","key":"4117_CR8","DOI":"10.1109\/ISCAS.2016.7527407"},{"doi-asserted-by":"publisher","unstructured":"Biswal BP, Singh A, Singh B (2017)\u00a0Cache coherency controller verification IP\u00a0using systemVerilog assertions\u00a0(SVA), and universal verification\u00a0methodologies (UVM). In: 2017 11th international conference on intelligent systems and control (ISCO), pp 21\u201324. https:\/\/doi.org\/10.1109\/ISCO.2017.7855984","key":"4117_CR9","DOI":"10.1109\/ISCO.2017.7855984"},{"issue":"12","key":"4117_CR10","first-page":"3676","volume":"65","author":"X Shi","year":"2016","unstructured":"Shi X, Nicolici N (2016) Generating cyclic-random sequences in a constrained space for in-system validation. IEEE Trans Comput 65(12):3676\u20133686","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"4117_CR11","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1109\/TCAD.2013.2282776","volume":"33","author":"B Wu","year":"2014","unstructured":"Wu B, Yang C, Huang C (2014) A high-throughput and arbitrary-distribution pattern generator for the constrained random verification. IEEE Trans Comput Aided Des Integ Circ Syst 33(1):139\u2013152","journal-title":"IEEE Trans Comput Aided Des Integ Circ Syst"},{"doi-asserted-by":"publisher","unstructured":"Zhaohui H, Pierres A, Shiqing H, Fang C, Royannez P, See EP, Hoon YL (2012) Practical, efficient SOC verification flow by\u00a0reusing IP\u00a0testcase, and testbench. In: 2012 International SoC Design Conference (ISOCC), pp 175\u2013178. https:\/\/doi.org\/10.1109\/ISOCC.2012.6407068","key":"4117_CR12","DOI":"10.1109\/ISOCC.2012.6407068"},{"doi-asserted-by":"publisher","unstructured":"Li X, Wang Y, Tang X, Hu Y, Li D, Gan J, Feng W, Longlong (2020)\u00a0Design He, and verification of\u00a0MCU chip\u00a0bootloader. In: 2020 IEEE 9th Joint International Information Technology and Artificial Intelligence Conference (ITAIC), vol 9, pp 395\u2013402. https:\/\/doi.org\/10.1109\/ITAIC49862.2020.9339147","key":"4117_CR13","DOI":"10.1109\/ITAIC49862.2020.9339147"},{"doi-asserted-by":"publisher","unstructured":"Mefenza M, Yonga F, Bobda C (2014) Automatic UVM environment\u00a0generation for assertion-based, and functional\u00a0verification of\u00a0systemC\u00a0designs. In: 2014 15th international microprocessor test and verification workshop, pp 16\u201321. https:\/\/doi.org\/10.1109\/MTV.2014.10","key":"4117_CR14","DOI":"10.1109\/MTV.2014.10"},{"doi-asserted-by":"publisher","unstructured":"Gabe (2016) Accellera\u2019s DVCon Conferences Focus on the Community of Practicing Engineers Moretti. IEEE Des Test 33(3):125\u2013132. https:\/\/doi.org\/10.1109\/MDAT.2016.2542202","key":"4117_CR15","DOI":"10.1109\/MDAT.2016.2542202"},{"key":"4117_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/DATE.2006.243776","volume":"2","author":"S Das","year":"2006","unstructured":"Das S, Mohanty R, Dasgupta P, Chakrabarti PP (2006) Synthesis of system verilog assertions. Proc Des Autom Test Eur Conf 2:1\u20136. https:\/\/doi.org\/10.1109\/DATE.2006.243776","journal-title":"Proc Des Autom Test Eur Conf"},{"doi-asserted-by":"publisher","unstructured":"Herman P (1998)\u00a0A strategy for C-based verification. In: Proceedings international verilog HDL conference and VHDL international users forum, pp 120\u2013127. https:\/\/doi.org\/10.1109\/IVC.1998.660690","key":"4117_CR17","DOI":"10.1109\/IVC.1998.660690"},{"doi-asserted-by":"publisher","unstructured":"Yun Y, Kim J, Kim N, Min B (2011) Beyond\u00a0UVM for\u00a0practical SoC\u00a0verification. In: 2011 International SoC Design Conference, pp 158\u2013162. https:\/\/doi.org\/10.1109\/ISOCC.2011.6138671","key":"4117_CR18","DOI":"10.1109\/ISOCC.2011.6138671"},{"doi-asserted-by":"publisher","unstructured":"Woo J, Cho YS (2016) Universal verification methodology based register test automation flow park. J Nanosci Nanotechnol 16:5316\u20135319. https:\/\/doi.org\/10.1166\/jnn.2016.12252","key":"4117_CR19","DOI":"10.1166\/jnn.2016.12252"},{"doi-asserted-by":"publisher","unstructured":"El-Ashry S, Adel A (2018) Efficient\u00a0methodology of\u00a0sampling UVM RAL during simulation\u00a0for SoC functional\u00a0coverage. In: 2018 19th international workshop on microprocessor and SOC test and verification (MTV), pp 61\u201366. https:\/\/doi.org\/10.1109\/MTV.2018.00022","key":"4117_CR20","DOI":"10.1109\/MTV.2018.00022"},{"doi-asserted-by":"publisher","unstructured":"Vincenzi AMR, Bachiega T, de\u00a0Oliveira DG, de\u00a0Souza SRS, Jos\u00e9 C (2016) The complementary aspect of\u00a0automatically maldonado, and manually generated test\u00a0case sets. In: Proceedings of the 7th international workshop on automating test case design, selection, and evaluation. A-TEST, New York, NY, USA. Association for Computing Machinery, pp 23\u201330. https:\/\/doi.org\/10.1145\/2994291.2994295","key":"4117_CR21","DOI":"10.1145\/2994291.2994295"},{"doi-asserted-by":"publisher","unstructured":"Iliu\u0163\u0103 I, \u0162epu\u015f C (2014)\u00a0Constraint random stimuli, and functional coverage on mixed\u00a0signal verification. In: 2014 International Semiconductor Conference (CAS), pp 237\u2013240.https:\/\/doi.org\/10.1109\/SMICND.2014.6966446","key":"4117_CR22","DOI":"10.1109\/SMICND.2014.6966446"},{"doi-asserted-by":"publisher","unstructured":"Ara K, Suzuki K (2003)\u00a0A proposal for transaction-level verification\u00a0with component wrapper\u00a0language. In: 2003 Design, Automation and Test in Europe Conference and Exhibition, pp 82\u201387 (suppl). https:\/\/doi.org\/10.1109\/DATE.2003.1186676","key":"4117_CR23","DOI":"10.1109\/DATE.2003.1186676"},{"doi-asserted-by":"publisher","unstructured":"Marek (2019) Metric-driven verification methodology with regression management cieplucha. J Electron Test 35. https:\/\/doi.org\/10.1007\/s10836-019-05777-0","key":"4117_CR24","DOI":"10.1007\/s10836-019-05777-0"},{"doi-asserted-by":"publisher","unstructured":"Sharma G, Bhargava L, Kumar V (2018) Automated coverage register access\u00a0technology on\u00a0UVM framework\u00a0for advanced\u00a0verification. In: 2018 IEEE international symposium on circuits and systems (ISCAS), pp 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS.2018.8351413","key":"4117_CR25","DOI":"10.1109\/ISCAS.2018.8351413"},{"issue":"8","key":"4117_CR26","doi-asserted-by":"publisher","first-page":"1234","DOI":"10.1109\/TCAD.2005.850840","volume":"24","author":"K Ara","year":"2005","unstructured":"Ara K, Suzuki K (2005) Fine grained transaction-level verification using a variable transactor for improved coverage at the signal level. IEEE Trans Comput Aided Des Integ Circ Syst 24(8):1234\u20131240. https:\/\/doi.org\/10.1109\/TCAD.2005.850840","journal-title":"IEEE Trans Comput Aided Des Integ Circ Syst"},{"doi-asserted-by":"publisher","unstructured":"Trummer C, Kirchsteiger CM, Steger C, Wei\u00df R, Pistauer M, Dalton D (2010)\u00a0Automated simulation-based verification of power requirements for Systems-on Chips. In: 13th IEEE symposium on design and diagnostics of electronic circuits and systems, pp 8\u201311. https:\/\/doi.org\/10.1109\/DDECS.2010.5491829","key":"4117_CR27","DOI":"10.1109\/DDECS.2010.5491829"},{"doi-asserted-by":"publisher","unstructured":"Silveira G, Brito A, Oliveira H, Elmar M (2012) Open SystemC Simulator with support for power gating\u00a0design. Int J Reconfig Comput 8.\u00a0https:\/\/doi.org\/10.1155\/2012\/793190","key":"4117_CR28","DOI":"10.1155\/2012\/793190"},{"doi-asserted-by":"publisher","unstructured":"Mischkalla F, Mueller W (2014) Advanced\u00a0SoC virtual prototyping for system-level\u00a0power planning, and validation. In: 2014 24th International workshop on power and timing modeling, optimization and simulation (PATMOS), pp 1\u20138. https:\/\/doi.org\/10.1109\/PATMOS.2014.6951882","key":"4117_CR29","DOI":"10.1109\/PATMOS.2014.6951882"},{"doi-asserted-by":"publisher","unstructured":"Forg\u00e1cs I, Antonia (1997) Feasible test path selection by principal\u00a0slicing Bertolino. SIGSOFT Softw Eng Notes 378\u2013394. https:\/\/doi.org\/10.1145\/267896.267922, 22(6)","key":"4117_CR30","DOI":"10.1145\/267896.267922"},{"unstructured":"fitzpatrick T verification academy advance UVM understanding by mentor graphics UVM 1.2 (Universal Verification Methodology).[online] https:\/\/verificationacademy.com","key":"4117_CR31"},{"unstructured":"UVM\/OVM (2015) cookbook. https:\/\/verificationacademy.com\/cookbook (as onjanuary, 2015)","key":"4117_CR32"},{"doi-asserted-by":"publisher","unstructured":"Bouhadiba T, Moy M, Maraninchi F (2013)\u00a0System level modeling of energy in TLM for early validation\u00a0of power, and thermal management. In: 2013 Design, Automation Test in Europe Conference Exhibition (DATE), pp 1609\u20131614. https:\/\/doi.org\/10.7873\/DATE.2013.327","key":"4117_CR33","DOI":"10.7873\/DATE.2013.327"},{"doi-asserted-by":"publisher","unstructured":"Georgoulopoulos N, Giannou I, Hatzopoulos A (2018) UVM-based\u00a0verification of\u00a0a mixed-signal design using\u00a0systemVerilog. In: 2018 28th international symposium on power and timing modeling, optimization and simulation (PATMOS), pp 97\u2013102. https:\/\/doi.org\/10.1109\/PATMOS.2018.8464148","key":"4117_CR34","DOI":"10.1109\/PATMOS.2018.8464148"},{"doi-asserted-by":"publisher","unstructured":"Hamed EM, Salah K, Madian AH, Radwan AG (2018) An automated lightweight\u00a0UVM tool. In: 2018 30th International Conference on Microelectronics (ICM), pp 136\u2013139. https:\/\/doi.org\/10.1109\/ICM.2018.8704037","key":"4117_CR35","DOI":"10.1109\/ICM.2018.8704037"},{"doi-asserted-by":"publisher","unstructured":"Macko D, Jelemensk\u00e1 K, \u010ci\u010d\u00e1k P (2016)\u00a0Early stage verification of power-management specification in low-power\u00a0systems design. In: 2016 IEEE 19th international symposium on design and diagnostics of electronic circuits systems (DDECS), pp 1\u20136. https:\/\/doi.org\/10.1109\/DDECS.2016.7482449","key":"4117_CR36","DOI":"10.1109\/DDECS.2016.7482449"},{"doi-asserted-by":"publisher","unstructured":"Mueller W, Ruf J, Hoffmann D, Gerlach J, Kropf T, Rosenstiehl W (2001) The simulation semantics of SystemC. In: Proceedings Design, Automation and Test in Europe. Conference and Exhibition, pp 64\u201370. https:\/\/doi.org\/10.1109\/DATE.2001.915002","key":"4117_CR37","DOI":"10.1109\/DATE.2001.915002"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04117-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-04117-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04117-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,18]],"date-time":"2022-03-18T16:18:14Z","timestamp":1647620294000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-04117-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,12]]},"references-count":37,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022,4]]}},"alternative-id":["4117"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-04117-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2021,10,12]]},"assertion":[{"value":"27 September 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 October 2021","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}