{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T02:45:29Z","timestamp":1745289929388},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1007\/s11227-021-04272-8","type":"journal-article","created":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T10:07:05Z","timestamp":1643710025000},"page":"10906-10929","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A multi-criteria decision based on adaptive routing algorithms with discrete operators for on-chip networks"],"prefix":"10.1007","volume":"78","author":[{"given":"Alireza","family":"Mahjoub","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fatemeh","family":"Vardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roya","family":"Rad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,2,1]]},"reference":[{"issue":"1","key":"4272_CR1","first-page":"70","volume":"35","author":"L Benin","year":"2002","unstructured":"Benin L, De Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE 35(1):70\u201378","journal-title":"IEEE"},{"key":"4272_CR2","first-page":"24","volume":"4","author":"R Kamal","year":"2012","unstructured":"Kamal R, Goyal P, Nehra V (2012) Network on chip: topologies, routing, implementation. Int J Adv Sci Technol 4:24\u201334","journal-title":"Int J Adv Sci Technol"},{"key":"4272_CR3","doi-asserted-by":"publisher","DOI":"10.1002\/9780470602379","volume-title":"Distributed database management systems: a practical approach","author":"SK Rahimi","year":"2010","unstructured":"Rahimi SK, Haug FS (2010) Distributed database management systems: a practical approach. Wiley, Hoboken"},{"issue":"6","key":"4272_CR4","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1016\/j.micpro.2015.06.002","volume":"39","author":"J Liu","year":"2015","unstructured":"Liu J, Harkin J, Li Y, Maguire L (2015) Low cost fault-tolerant routing algorithm for Networks-on-Chip. Microprocess Microsyst 39(6):358\u2013372","journal-title":"Microprocess Microsyst"},{"key":"4272_CR5","doi-asserted-by":"crossref","unstructured":"Hu J, Marculescu R (2004) DyAD: smart routing for networks-on-chip. In: ACM-Proceedings of the 41st Annual Design Automation Conference, June 2004, pp 260\u2013263","DOI":"10.1145\/996566.996638"},{"issue":"94","key":"4272_CR6","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/j.jpdc.2016.03.014","volume":"93","author":"AAA Ahmed","year":"2016","unstructured":"Ahmed AAA (2016) Adaptive fault-tolerant architect- true and routing algorithm for reliable many-core 3D-NoC systems. J Parallel Distrib Comput 93(94):30\u201343","journal-title":"J Parallel Distrib Comput"},{"key":"4272_CR7","doi-asserted-by":"publisher","first-page":"2705","DOI":"10.1007\/s11227-016-1951-0","volume":"73","author":"KN Dang","year":"2017","unstructured":"Dang KN, Meyer M, Okuyama Y, Abdallah AB (2017) A low-overhead soft-hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems. J Supercomput 73:2705\u20132729","journal-title":"J Supercomput"},{"issue":"7","key":"4272_CR8","first-page":"1076","volume":"9","author":"Z Nain","year":"2020","unstructured":"Nain Z, Ali R, Anjum S, Afzal MK, Kim SW (2020) A network adaptive fault-tolerant routing algorithm for demanding latency and throughput applications of network-on-a-chip designs. MPI Electron 9(7):1076","journal-title":"MPI Electron"},{"key":"4272_CR9","doi-asserted-by":"publisher","first-page":"100322","DOI":"10.1016\/j.nancom.2020.100322","volume":"26","author":"R Akbar","year":"2020","unstructured":"Akbar R, Safaei F (2020) A novel congestion-aware routing algorithm with prediction in mesh-based networks-on-chip. Nano Commun Netw 26:100322","journal-title":"Nano Commun Netw"},{"issue":"10s","key":"4272_CR10","first-page":"1601","volume":"29","author":"A Arora","year":"2020","unstructured":"Arora A, Shukla NK, Singh H, Kikan S (2020) An efficient fault-tolerant selection strategy for networks on chip. Int J Adv Sci Technol 29(10s):1601\u20131609","journal-title":"Int J Adv Sci Technol"},{"key":"4272_CR11","first-page":"113","volume-title":"Restricted turn model fault tolerant routing techniques for 3D mesh network-on-chip: an evaluation","author":"RK Saini","year":"2017","unstructured":"Saini RK, Ahmed M (2017) Restricted turn model fault tolerant routing techniques for 3D mesh network-on-chip: an evaluation, vol 625. Springer, Singapore, pp 113\u2013122"},{"key":"4272_CR12","doi-asserted-by":"publisher","first-page":"3726","DOI":"10.1007\/s11227-018-2515-2","volume":"74","author":"MS-N Rezaei-Ravari","year":"2018","unstructured":"Rezaei-Ravari MS-N (2018) Reliable congestion-aware path prediction mechanism in 2D NoCs based on on odd\u2013even turn model. J Supercomput 74:3726\u20133747","journal-title":"J Supercomput"},{"key":"4272_CR13","doi-asserted-by":"crossref","unstructured":"Priya S, Agarwal S, Kapoor HK (2018) Fault tolerance in network on chip using bypass path establishing packets. In: 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), Pune, India, Jan 2018. IEEE, pp 457\u2013458","DOI":"10.1109\/VLSID.2018.111"},{"issue":"2","key":"4272_CR14","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1109\/TMSCS.2018.2810223","volume":"4","author":"AB Gabis","year":"2018","unstructured":"Gabis AB, Bomel P, Sevaux M (2018) Bi-objective cost function for adaptive routing in network-on-chip. IEEE Trans Multi-Scale Comput Syst 4(2):177\u2013187","journal-title":"IEEE Trans Multi-Scale Comput Syst"},{"key":"4272_CR15","doi-asserted-by":"crossref","unstructured":"Stroobant P, Abadal S, Tavernier W, Alarc\u00f3n E, Colle D, Pickavet M (2018) A general, fault tolerant, adaptive, deadlock-free routing protocol for network-on-chip. In: 11th International Workshop on Network on Chip Architectures (NoCArc), Fukuoka, Japan","DOI":"10.1109\/NOCARC.2018.8541212"},{"key":"4272_CR16","doi-asserted-by":"crossref","unstructured":"Samala J, Takawale H, Chokhani Y, Bhanu PV, Soumya J (2020) Fault-tolerant routing algorithm for mesh based NoC using reinforcement learning. In: 24th International Symposium on VLSI Design and Test (VDAT), Bhubaneswar, India, September 2020","DOI":"10.1109\/VDAT50263.2020.9190340"},{"key":"4272_CR17","first-page":"1","volume":"2021","author":"K Ahmad","year":"2021","unstructured":"Ahmad K, Sethi MA, Ullah R, Ahmed I, Ullah A, Jan N, Karami GM (2021) Congestion-aware routing algorithm for NoC using data packets. J Hindawi Wirel. Commun Mobile Comput 2021:1\u201311","journal-title":"J Hindawi Wirel. Commun Mobile Comput"},{"key":"4272_CR18","doi-asserted-by":"crossref","unstructured":"Feng C, Lu Z, Jantsch A, Li J, Zhang M. (2010) A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip. In: Proceedings of the Third International Workshop on Network on Chip Architectures, Atlanta Georgia USA, December 2010","DOI":"10.1145\/1921249.1921254"},{"issue":"3","key":"4272_CR19","doi-asserted-by":"publisher","first-page":"838","DOI":"10.1109\/TPDS.2016.2588482","volume":"28","author":"YY Chen","year":"2016","unstructured":"Chen YY, Chang EJ, Hsin HK, Chen KC, Wu AY (2016) Path-diversity-aware fault-tolerant routing algorithm for network-on-chip systems. IEEE Trans Parallel 28(3):838\u2013849","journal-title":"IEEE Trans Parallel"},{"key":"4272_CR20","doi-asserted-by":"crossref","unstructured":"Dai J, Jiang X, Huang H, Zeng L, Watanabe T (2018) HyPAR: hybrid planar adaptive routing algorithm for 3D NoCs. In: 19th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA, May 2018","DOI":"10.1109\/ISQED.2018.8357277"},{"issue":"3","key":"4272_CR21","doi-asserted-by":"publisher","first-page":"642","DOI":"10.1109\/TETC.2017.2776909","volume":"8","author":"A Charif","year":"2020","unstructured":"Charif A, Coelho A, Zergainoh NE, Nicolaidis M (2020) dynamic sufficient condition of deadlock-freedom for high-performance fault-tolerant routing in networks-on-chips. IEEE Trans Emerg Top Comput 8(3):642\u2013654","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"3","key":"4272_CR22","first-page":"173","volume":"6","author":"A Alhussien","year":"2012","unstructured":"Alhussien A, Wang C, Bagherzadeh N (2012) Design and evaluation of a high throughput robust router for network-on-chip. Digit Tech 6(3):173\u2013179","journal-title":"Digit Tech"},{"issue":"2","key":"4272_CR23","first-page":"1","volume":"5","author":"ME Shaheen","year":"2012","unstructured":"Shaheen ME, Abukmail A (2012) A fault tolerant deadlock-free multicast algorithm for 2D mesh multicomputers. J Manag Eng Integr 5(2):1\u20139","journal-title":"J Manag Eng Integr"},{"key":"4272_CR24","doi-asserted-by":"publisher","first-page":"445","DOI":"10.1016\/S0377-2217(03)00020-1","volume":"156","author":"S Opricovic","year":"2004","unstructured":"Opricovic S, Tzeng G-H (2004) Compromise solution by MCDM methods: a comparative analysis of VIKOR and TOPSIS. Eur J Oper Res 156:445\u2013455","journal-title":"Eur J Oper Res"},{"issue":"1","key":"4272_CR25","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard T, Mahadevan S (2006) Survey of research and practices of network-on-chip. ACM Comput Surv 38(1):1","journal-title":"ACM Comput Surv"},{"key":"4272_CR26","doi-asserted-by":"crossref","unstructured":"Kim J, Park D, Theocharides T, Vijaykrishnan N, Das CR (2005) A low latency router supporting adaptivity for on-chip interconnects. In: 42nd Annual Design Automation Conference, 2005","DOI":"10.1145\/1065579.1065726"},{"issue":"9","key":"4272_CR27","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1016\/j.neunet.2012.04.004","volume":"33","author":"S Carrillo","year":"2012","unstructured":"Carrillo S, Harkin J, McDaid L, Pande S, Cawley S, McGinley B, Morgan F (2012) Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive Network-on-Chip routers. Neural Netw 33(9):42\u201357","journal-title":"Neural Netw"},{"issue":"1","key":"4272_CR28","doi-asserted-by":"publisher","first-page":"1984","DOI":"10.1016\/j.jpdc.2013.09.001","volume":"74","author":"J Liu","year":"2014","unstructured":"Liu J, Harkin J, Li Y, Maguire L (2014) Online traffic-aware fault detection fornetworks-on-chip. J Parall Distrib Comput 74(1):1984\u20131993","journal-title":"J Parall Distrib Comput"},{"issue":"9","key":"4272_CR29","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1016\/j.parco.2013.04.010","volume":"39","author":"S Pande","year":"2013","unstructured":"Pande S, Morgan F, Smit G, Bruintjes T, Rutgers J, McGinley B, Cawley S, Harkin J, McDaid L (2013) Fixed latency on-chip interconnect for hardware spiking neural network architectures. Parall Comput 39(9):357\u2013371","journal-title":"Parall Comput"},{"key":"4272_CR30","unstructured":"Palesi M, Patti D, Fazzino F (2010) Noxim: Network on Chip Simulator. http:\/\/www.noxim.org"},{"issue":"6","key":"4272_CR31","first-page":"809","volume":"57","author":"G Ascia","year":"2008","unstructured":"Ascia G, Catania V, Palesi M, Patti D (2008) Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip. IEEE Comput Soc 57(6):809\u2013820","journal-title":"IEEE Comput Soc"},{"key":"4272_CR32","unstructured":"Tsai PA, Kuo YH, Chang EJ, Hsin HK, Wu AY (2013) Hybrid path-diversity-aware adaptive routing with latency prediction model in Network-on-Chip systems. In: International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Taiwan, 22\u201324 April 2013"},{"key":"4272_CR33","first-page":"113","volume":"625","author":"R Saini","year":"2017","unstructured":"Saini R, Ahmed M (2017) Restricted turn model fault tolerant routing techniques for 3D mesh network-on-chip: an evaluation. Inf Commu Technol 625:113\u2013122","journal-title":"Inf Commu Technol"},{"issue":"12","key":"4272_CR34","doi-asserted-by":"publisher","first-page":"2451","DOI":"10.1109\/TPDS.2012.289","volume":"24","author":"S Carrillo","year":"2012","unstructured":"Carrillo S, Harkin J, McDaid LJ, Morgan F, Pande S, Cawley S (2012) Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations. IEEE Trans Parallel Distrib Syst 24(12):2451\u20132461","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"1","key":"4272_CR35","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1145\/200836.200856","volume":"42","author":"AA Chien","year":"1995","unstructured":"Chien AA, Kim JH (1995) Planar-adaptive routing: low-cost adaptive network for multiprocessors. J ACM 42(1):91\u2013123","journal-title":"J ACM"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04272-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-021-04272-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-021-04272-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T18:44:33Z","timestamp":1651862673000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-021-04272-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,1]]},"references-count":35,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2022,5]]}},"alternative-id":["4272"],"URL":"https:\/\/doi.org\/10.1007\/s11227-021-04272-8","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2,1]]},"assertion":[{"value":"21 December 2021","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 February 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}