{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T03:59:46Z","timestamp":1770350386672,"version":"3.49.0"},"reference-count":61,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T00:00:00Z","timestamp":1647475200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T00:00:00Z","timestamp":1647475200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1007\/s11227-022-04394-7","type":"journal-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T04:38:27Z","timestamp":1647491907000},"page":"13342-13372","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Data block manipulation for error rate reduction in STT-MRAM based main memory"],"prefix":"10.1007","volume":"78","author":[{"given":"Nooshin","family":"Mahdavi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9005-4309","authenticated-orcid":false,"given":"Farhad","family":"Razaghian","sequence":"additional","affiliation":[]},{"given":"Hamed","family":"Farbeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,3,17]]},"reference":[{"issue":"12","key":"4394_CR1","doi-asserted-by":"publisher","first-page":"2229","DOI":"10.1109\/TCAD.2018.2878166","volume":"38","author":"A Aboutalebi","year":"2018","unstructured":"Aboutalebi A, Ahn EC, Mao B, Wu S, Duan L (2018) Mitigating and tolerating read disturbance in STT-MRAM-based main memory via device and architecture innovations. IEEE Trans Comput-Aided Des Integr Circuits Syst 38(12):2229\u20132242. https:\/\/doi.org\/10.1109\/TCAD.2018.2878166","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"3","key":"4394_CR2","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/1555754.1555758","volume":"37","author":"B Lee","year":"2009","unstructured":"Lee B, Ipek E, Mutlu O, Burger D (2009) Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Comput Archit News 37(3):2\u201313. https:\/\/doi.org\/10.1145\/1555754.1555758","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"4394_CR3","doi-asserted-by":"publisher","unstructured":"Komalan M, Rock O. H, Hartmann M, Sakhare S, Tenllado C (2018) Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp 103\u2013108. Doi: https:\/\/doi.org\/10.23919\/DATE.2018.8341987","DOI":"10.23919\/DATE.2018.8341987"},{"issue":"10","key":"4394_CR4","doi-asserted-by":"publisher","first-page":"6831","DOI":"10.1007\/s11227-019-02918-2","volume":"75","author":"E Khajekarimi","year":"2019","unstructured":"Khajekarimi E, Jamshidi K, Vafaei A (2019) Energy minimization in the STT-RAM-based high-capacity last-level caches. J Supercomput 75(10):6831\u20136854. https:\/\/doi.org\/10.1007\/s11227-019-02918-2","journal-title":"J Supercomput"},{"issue":"6","key":"4394_CR5","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/TC.2017.2779151","volume":"67","author":"X Guo","year":"2017","unstructured":"Guo X, Bojnordi MN, Guo Q, Ipek E (2017) Sanitizer: mitigating the impact of expensive ecc checks on stt-mram based main memories. IEEE Trans Comput 67(6):847\u2013860. https:\/\/doi.org\/10.1109\/TC.2017.2779151","journal-title":"IEEE Trans Comput"},{"key":"4394_CR6","doi-asserted-by":"publisher","unstructured":"Sayed N, Ebrahimi M, Bishnoi R, Tahoori MB (2017) Opportunistic write for fast and reliable STT-MRAM. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp 554\u2013559. Doi: https:\/\/doi.org\/10.23919\/DATE.2017.7927049","DOI":"10.23919\/DATE.2017.7927049"},{"issue":"2","key":"4394_CR7","doi-asserted-by":"publisher","first-page":"384","DOI":"10.1109\/TVLSI.2013.2239671","volume":"22","author":"X Fong","year":"2013","unstructured":"Fong X, Kim Y, Choday SH, Roy K (2013) Failure mitigation techniques for 1T\u20131MTJ spin-transfer torque MRAM bit-cells. IEEE Trans Very Large Scale Integr Syst 22(2):384\u2013395. https:\/\/doi.org\/10.1109\/TVLSI.2013.2239671","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"4394_CR8","doi-asserted-by":"publisher","unstructured":"Cheshmikhani E, Monazzah AMH, Farbeh H, Miremadi SG (2016) Investigating the effects of process variations and system workloads on reliability of STT-RAM caches. In: Proceedings of the 12th European Dependable Computing Conference (EDCC), pp 120\u2013129. Doi: https:\/\/doi.org\/10.1109\/EDCC.2016.10","DOI":"10.1109\/EDCC.2016.10"},{"issue":"2","key":"4394_CR9","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/2934685","volume":"13","author":"Z Pajouhi","year":"2017","unstructured":"Pajouhi Z, Fong X, Raghunathan A, Roy K (2017) Yield, area, and energy optimization in STT-MRAMs using failure-aware ECC. ACM J Emerg Technol Comput Syst (JETC) 13(2):20\u201339. https:\/\/doi.org\/10.1145\/2934685","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"key":"4394_CR10","doi-asserted-by":"publisher","unstructured":"Sayed N, Oboril F, Bishnoi R, Tahoori MB (2017) Leveraging systematic unidirectional error-detecting codes for fast STT-MRAM cache. In: Proceedings of the 35th VLSI Test Symposium (VTS), pp 1\u20136. Doi: https:\/\/doi.org\/10.1109\/VTS.2017.7928937","DOI":"10.1109\/VTS.2017.7928937"},{"issue":"5","key":"4394_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2019.2905523","volume":"55","author":"E Aliagha","year":"2019","unstructured":"Aliagha E, Monazzah AMH, Farbeh H (2019) REACT: read\/write error rate aware coding technique for emerging STT-MRAM caches. IEEE Trans Magn 55(5):1\u20138. https:\/\/doi.org\/10.1109\/TMAG.2019.2905523","journal-title":"IEEE Trans Magn"},{"key":"4394_CR12","doi-asserted-by":"publisher","unstructured":"Takemura R, Kawahara T, Ono K, Miura K, Matsuoka H, Ohno H (2010) Highly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond. In: Proceedings of the IEEE International Memory Workshop, pp 1\u20132. Doi: https:\/\/doi.org\/10.1109\/IMW.2010.5488324","DOI":"10.1109\/IMW.2010.5488324"},{"issue":"1","key":"4394_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3084690","volume":"23","author":"S Wang","year":"2017","unstructured":"Wang S, Duan G, Li Y, Dong Q (2017) Word-and partition-level write variation reduction for improving non-volatile cache lifetime. ACM Trans Des Autom Electron Syst (TODAES) 23(1):1\u201318. https:\/\/doi.org\/10.1145\/3084690","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"4394_CR14","doi-asserted-by":"publisher","unstructured":"Sun Z, Bi X, Li H, Wong W.F, Ong Z.L, Zhu X, Wu W (2011) Multi retention level STT-RAM cache designs with a dynamic refresh scheme. In: Proceedings of the 44th annual IEEE\/ACM International Symposium on Microarchitecture, pp 329\u2013338. Doi: https:\/\/doi.org\/10.1145\/2155620.2155659","DOI":"10.1145\/2155620.2155659"},{"issue":"9","key":"4394_CR15","doi-asserted-by":"publisher","first-page":"2403","DOI":"10.1109\/TMAG.2012.2194790","volume":"48","author":"Y Lakys","year":"2012","unstructured":"Lakys Y, Zhao WS, Devolder T, Zhang Y, Klein JO, Ravelosona D, Chappert C (2012) Self-enabled \u201cerror-free\u201d switching circuit for spin transfer torque MRAM and logic. IEEE Trans Magn 48(9):2403\u20132406. https:\/\/doi.org\/10.1109\/TMAG.2012.2194790","journal-title":"IEEE Trans Magn"},{"key":"4394_CR16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3118210","author":"S Sethuraman","year":"2021","unstructured":"Sethuraman S, Tavva VK, Srinivas M (2021) Techniques to improve write and retention reliability of STT-MRAM memory subsystem. IEEE Trans Comput Aided Des Integr Circuits Syst. https:\/\/doi.org\/10.1109\/TCAD.2021.3118210","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"12","key":"4394_CR17","doi-asserted-by":"publisher","first-page":"4635","DOI":"10.1109\/TCAD.2020.2982134","volume":"39","author":"S Sethuraman","year":"2020","unstructured":"Sethuraman S, Tavva VK, Rajamani K, Subramanian CK, Kim K-H, Hunter HC et al (2020) Temperature aware adaptations for improved read reliability in STT-MRAM memory subsystem. IEEE Trans Comput Aided Des Integr Circuits Syst 39(12):4635\u20134644. https:\/\/doi.org\/10.1109\/TCAD.2020.2982134","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"2","key":"4394_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N (2011) The gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1\u20137. https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"ACM SIGARCH Comput Archit News"},{"issue":"7","key":"4394_CR19","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong X, Xu C, Xie Y, Jouppi NP (2012) Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans Comput-Aided Des Integr Circuits Syst 31(7):994\u20131007. https:\/\/doi.org\/10.1109\/TCAD.2012.2185930","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"4394_CR20","unstructured":"Bienia C (2011) Benchmarking modern multiprocessors. Princeton University, Computer Science Dept. Engineering Quadrangle Princeton, NJ, United States. ISBN:978-1-124-49186-8"},{"key":"4394_CR21","unstructured":"Wang DT (2005) Modern dram memory systems: performance analysis and scheduling algorithm. Dissertation, University of Maryland"},{"issue":"3","key":"4394_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2366231.2337161","volume":"40","author":"J Liu","year":"2012","unstructured":"Liu J, Jaiyen B, Veras R, Mutlu O (2012) RAIDR: retention-aware intelligent DRAM refresh. ACM SIGARCH Comput Archit News 40(3):1\u201312. https:\/\/doi.org\/10.1145\/2366231.2337161","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"4394_CR23","doi-asserted-by":"publisher","unstructured":"Wang J, Dong X, Xie Y (2014) Enabling high-performance LPDDRx-compatible MRAM. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp 339\u2013344. Doi: https:\/\/doi.org\/10.1145\/2627369.2627610","DOI":"10.1145\/2627369.2627610"},{"key":"4394_CR24","doi-asserted-by":"publisher","unstructured":"Kultursay E, Kandemir M, Sivasubramaniam A, Mutlu O (2013) Evaluating STT-RAM as an energy-efficient main memory alternative. In: Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pp 256\u2013267. Doi: https:\/\/doi.org\/10.1109\/ISPASS.2013.6557176","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"4394_CR25","doi-asserted-by":"publisher","unstructured":"Meza J, Li J, Mutlu O (2012) A case for small row bufers in non-volatile main memories. In: Proceedings of the 30th International Conference on Computer Design (ICCD), pp 484\u2013485. Doi: https:\/\/doi.org\/10.1109\/iccd.2012.6378685","DOI":"10.1109\/iccd.2012.6378685"},{"issue":"2","key":"4394_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3195799","volume":"15","author":"Y Zhang","year":"2018","unstructured":"Zhang Y, Feng D, Tong W, Hua Y, Liu J, Tan Z, Wang C, Wu B, Li Z, Xu G (2018) CACF: a novel circuit architecture co-optimization framework for improving performance, reliability and energy of ReRAM-based main memory system. ACM Trans Archit Code Optim (TACO) 15(2):1\u201326. https:\/\/doi.org\/10.1145\/3195799","journal-title":"ACM Trans Archit Code Optim (TACO)"},{"issue":"1","key":"4394_CR27","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1007\/s11390-020-0780-z","volume":"36","author":"HK Liu","year":"2021","unstructured":"Liu HK, Chen D, Jin H, Liao XF, He B, Hu K, Zhang Y (2021) A survey of non-volatile main memory technologies: state-of-the-arts, practices, and future directions. J Comput Sci Technol 36(1):4\u201332. https:\/\/doi.org\/10.1007\/s11390-020-0780-z","journal-title":"J Comput Sci Technol"},{"key":"4394_CR28","doi-asserted-by":"publisher","DOI":"10.1145\/3476838","author":"K Asifuzzaman","year":"2021","unstructured":"Asifuzzaman K, Verdejo R, Radojkovivi\u0107 P (2021) Performance and power estimation of STT-MRAM main memory with reliable system-level simulation. ACM Trans Embed Comput Syst. https:\/\/doi.org\/10.1145\/3476838","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"2","key":"4394_CR29","doi-asserted-by":"publisher","first-page":"594","DOI":"10.1109\/TR.2019.2923258","volume":"69","author":"E Cheshmikhani","year":"2019","unstructured":"Cheshmikhani E, Farbeh H, Asadi H (2019) A system-level framework for analytical and empirical reliability exploration of STT-MRAM caches. IEEE Trans Reliab 69(2):594\u2013610. https:\/\/doi.org\/10.1109\/TR.2019.2923258","journal-title":"IEEE Trans Reliab"},{"issue":"03","key":"4394_CR30","doi-asserted-by":"publisher","first-page":"1240003","DOI":"10.1142\/S2010324712400036","volume":"2","author":"S Ikeda","year":"2012","unstructured":"Ikeda S, Sato H, Yamanouchi M, Gan H, Miura K, Mizunuma K, Kanai S, Fukami S, Matsukura F, Kasai N (2012) Recent progress of perpendicular anisotropy magnetic tunnel junctions for nonvolatile VLSI. Spin 2(03):1240003. https:\/\/doi.org\/10.1142\/S2010324712400036","journal-title":"Spin"},{"issue":"12","key":"4394_CR31","doi-asserted-by":"publisher","first-page":"3661","DOI":"10.1109\/TC.2016.2557326","volume":"65","author":"H Farbeh","year":"2016","unstructured":"Farbeh H, Kim H, Miremadi SG, Kim S (2016) Floating-ECC: Dynamic repositioning of error correcting code bits for extending the lifetime of STT-RAM caches. IEEE Trans Comput 65(12):3661\u20133675. https:\/\/doi.org\/10.1109\/TC.2016.2557326","journal-title":"IEEE Trans Comput"},{"issue":"7","key":"4394_CR32","doi-asserted-by":"publisher","first-page":"1237","DOI":"10.1109\/TCSII.2018.2881175","volume":"66","author":"H Farbeh","year":"2018","unstructured":"Farbeh H, Monazzah AMH, Aliagha E, Cheshmikhani E (2018) A-cache: alternating cache allocation to conduct higher endurance in nvm-based caches. IEEE Trans Circuits Syst 66(7):1237\u20131241. https:\/\/doi.org\/10.1109\/TCSII.2018.2881175","journal-title":"IEEE Trans Circuits Syst"},{"key":"4394_CR33","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1016\/j.sysarc.2016.06.005","volume":"71","author":"N Kim","year":"2016","unstructured":"Kim N, Choi K (2016) Exploration of trade-offs in the design of volatile STT\u2013RAM cache. J Syst Archit 71:23\u201331. https:\/\/doi.org\/10.1016\/j.sysarc.2016.06.005","journal-title":"J Syst Archit"},{"key":"4394_CR34","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-2720-8","volume-title":"Next generation spin torque memories","author":"BK Kaushik","year":"2017","unstructured":"Kaushik BK, Verma S, Kulkarni AA, Prajapati S (2017) Next generation spin torque memories. Springer, Singapore"},{"key":"4394_CR35","doi-asserted-by":"publisher","unstructured":"Jiang L, Wen W, Wang D, Duan L (2016) Improving read performance of stt-mram based main memories through smash read and flexible read. In: Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp 31\u201336. Doi: https:\/\/doi.org\/10.1109\/ASPDAC.2016.7427985","DOI":"10.1109\/ASPDAC.2016.7427985"},{"key":"4394_CR36","doi-asserted-by":"publisher","unstructured":"Cheshmikhani E, Farbeh H, Asadi H (2019) Enhancing reliability of STT-MRAM caches by eliminating read disturbance accumulation. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 854\u2013859. Doi: https:\/\/doi.org\/10.23919\/DATE.2019.8714946","DOI":"10.23919\/DATE.2019.8714946"},{"key":"4394_CR37","doi-asserted-by":"publisher","unstructured":"Nair SM, Bishnoi R, Tahoori MB (2020) Mitigating read failures in STT-MRAM. In: 2020 IEEE 38th VLSI Test Symposium (VTS). Doi: https:\/\/doi.org\/10.1109\/VTS48691.2020.9107605","DOI":"10.1109\/VTS48691.2020.9107605"},{"issue":"9\u201310","key":"4394_CR38","doi-asserted-by":"publisher","first-page":"1848","DOI":"10.1016\/j.microrel.2012.06.035","volume":"52","author":"W Zhao","year":"2012","unstructured":"Zhao W, Zhang Y, Devolder T, Klein JO, Ravelosona D, Chappert C, Mazoyer P (2012) Failure and reliability analysis of STT-MRAM. Microelectron Reliab 52(9\u201310):1848\u20131852. https:\/\/doi.org\/10.1016\/j.microrel.2012.06.035","journal-title":"Microelectron Reliab"},{"issue":"6","key":"4394_CR39","doi-asserted-by":"publisher","first-page":"1564","DOI":"10.1109\/TPDS.2016.2628742","volume":"28","author":"Z Azad","year":"2016","unstructured":"Azad Z, Farbeh H, Monazzah AMH, Miremadi SG (2016) An efficient protection technique for last level STT-RAM caches in multi-core processors. IEEE Tran Parallel Distrib Syst 28(6):1564\u20131577. https:\/\/doi.org\/10.1109\/TPDS.2016.2628742","journal-title":"IEEE Tran Parallel Distrib Syst"},{"issue":"3","key":"4394_CR40","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TETC.2017.2701880","volume":"7","author":"Z Azad","year":"2017","unstructured":"Azad Z, Farbeh H, Monazzah A, Miremadi S (2017) AWARE: adaptive way allocation for reconfigurable ECCs to protect write errors in STT-RAM caches. IEEE Trans Emerg Top Comput 7(3):481\u2013492. https:\/\/doi.org\/10.1109\/TETC.2017.2701880","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"4394_CR41","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2006. https:\/\/www.spec.org\/cpu2006\/"},{"key":"4394_CR42","unstructured":"Micron Technology, Inc (2007). https:\/\/www.micron.com\/media\/client\/global\/documents\/ products \/ technical-note\/dram\/tn41_01ddr3_power.pdf"},{"key":"4394_CR43","unstructured":"Everspin Technologies, (2018). https:\/\/ www.mouser.in\/datasheet\/2\/144\/EMD3D256MxxBS1_datasheet_v1.0_020918-1313772.pdf"},{"issue":"3","key":"4394_CR44","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TNANO.2016.2544860","volume":"15","author":"A Aziz","year":"2016","unstructured":"Aziz A, Gupta SK (2016) Hybrid multiplexing (HYM) for read-and area-optimized MRAMs with separate read-write paths. IEEE Trans Nanotechnol 15(3):473\u2013483. https:\/\/doi.org\/10.1109\/TNANO.2016.2544860","journal-title":"IEEE Trans Nanotechnol"},{"issue":"9\u201311","key":"4394_CR45","doi-asserted-by":"publisher","first-page":"1454","DOI":"10.1016\/j.microrel.2011.07.001","volume":"51","author":"W Zhao","year":"2011","unstructured":"Zhao W, Devolder T, Lakys Y, Klein JO, Chappert C, Mazoyer P (2011) Design considerations and strategies for high-reliable STT-MRAM. Microelectron Reliab 51(9\u201311):1454\u20131458. https:\/\/doi.org\/10.1016\/j.microrel.2011.07.001","journal-title":"Microelectron Reliab"},{"key":"4394_CR46","doi-asserted-by":"publisher","unstructured":"Emre Y, Yang C, Sutaria K, Cao Y, Chakrabarti C (2012) Enhancing the reliability of STT-RAM through circuit and system level techniques. In: Proceedings of the IEEE Workshop on Signal Processing Systems, pp 125\u2013130. Doi: https:\/\/doi.org\/10.1109\/SiPS.2012.11","DOI":"10.1109\/SiPS.2012.11"},{"issue":"5","key":"4394_CR47","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2018.2795542","volume":"54","author":"IY Im","year":"2018","unstructured":"Im IY, Park SG (2018) A read-write circuit for STT-MRAM with stochastic switchings. IEEE Trans Magn 54(5):1\u20137. https:\/\/doi.org\/10.1109\/TMAG.2018.2795542","journal-title":"IEEE Trans Magn"},{"key":"4394_CR48","doi-asserted-by":"publisher","unstructured":"Ghasempour M, Jaleel A, Garside JD, Lujan M (2016) Happy: hybrid address-based page policy in drams. In: Proceedings of the Second International Symposium on Memory Systems, pp 311\u2013321. Doi https:\/\/doi.org\/10.1145\/2989081.2989101","DOI":"10.1145\/2989081.2989101"},{"key":"4394_CR49","doi-asserted-by":"publisher","unstructured":"Wang R, Jiang L, Zhang Y, Wang L, Yang J (2015) Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM. In: Proceedings of the 52nd Annual Design Automation Conference (DAC), pp 1\u20136. Doi: https:\/\/doi.org\/10.1145\/2744769.2744908","DOI":"10.1145\/2744769.2744908"},{"key":"4394_CR50","doi-asserted-by":"publisher","unstructured":"Imani M, Rahimi A, Kim Y, Rosing T (2016) A low-power hybrid magnetic cache architecture exploiting narrow-width values. In: Proceedings of the 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA), pp 1\u20136. Doi: https:\/\/doi.org\/10.1109\/NVMSA.2016.7547174","DOI":"10.1109\/NVMSA.2016.7547174"},{"key":"4394_CR51","doi-asserted-by":"publisher","unstructured":"Safayenikoo P, Asad A, Fathy M, Mohammadi F (2017) Exploiting non-uniformity of write accesses for designing a high-endurance hybrid last level cache in 3D CMPs. In: Proceedings of the 30th Canadian Conference on Electrical and Computer Engineering (CCECE), pp 1\u20135. Doi: https:\/\/doi.org\/10.1109\/CCECE.2017.7946727","DOI":"10.1109\/CCECE.2017.7946727"},{"key":"4394_CR52","doi-asserted-by":"publisher","unstructured":"Tan Y, Wang B, Yan Z, Deng Q, Chen X, Liu D (2019) UIMigrate: adaptive data migration for hybrid non-volatile memory systems. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp 860\u2013865. Doi: https:\/\/doi.org\/10.23919\/DATE.2019.8715118","DOI":"10.23919\/DATE.2019.8715118"},{"issue":"3","key":"4394_CR53","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1080\/21681724.2018.1482005","volume":"7","author":"Y Gupta","year":"2019","unstructured":"Gupta Y, Bhargava L (2019) Write energy reduction of STT-MRAM based multi-core cache hierarchies. Int J Electron Lett 7(3):249\u2013261. https:\/\/doi.org\/10.1080\/21681724.2018.1482005","journal-title":"Int J Electron Lett"},{"issue":"2","key":"4394_CR54","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/TDMR.2016.2562021","volume":"16","author":"AMH Monazzah","year":"2016","unstructured":"Monazzah AMH, Farbeh H, Miremadi SG (2016) LER: least-error-rate replacement algorithm for emerging STT-RAM caches. IEEE Trans Device Mater Reliab 16(2):220\u2013226. https:\/\/doi.org\/10.1109\/TDMR.2016.2562021","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"3","key":"4394_CR55","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/TC.2018.2875439","volume":"68","author":"E Cheshmikhani","year":"2018","unstructured":"Cheshmikhani E, Farbeh H, Miremadi SG, Asadi H (2018) TA-LRW: a replacement policy for error rate reduction in STT-MRAM caches. IEEE Trans Comput 68(3):455\u2013470. https:\/\/doi.org\/10.1109\/TC.2018.2875439","journal-title":"IEEE Trans Comput"},{"key":"4394_CR56","doi-asserted-by":"publisher","unstructured":"Hadizadeh M, Cheshmikhani E, Asadi H (2020) STAIR: High reliable STT-MRAM aware multi-level I\/O cache architecture by adaptive ECC allocation. In: 2020 Design, Automation \\& Test in Europe Conference \\& Exhibition (DATE). Doi: https:\/\/doi.org\/10.23919\/DATE48585.2020.9116550","DOI":"10.23919\/DATE48585.2020.9116550"},{"issue":"12","key":"4394_CR57","doi-asserted-by":"publisher","first-page":"4385","DOI":"10.1109\/TCAD.2020.2986320","volume":"39","author":"AM Monazzah","year":"2020","unstructured":"Monazzah AM, Rahmani AM, Miele A, Dutt N (2020) CAST: content-aware STT-MRAM cache write management for different levels of approximation. IEEE Trans Comput Aided Des Integr Circuits Syst 39(12):4385\u20134398. https:\/\/doi.org\/10.1109\/TCAD.2020.2986320","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"4394_CR58","doi-asserted-by":"publisher","unstructured":"Mittal S (2019) Mitigating read disturbance errors in STT-RAM caches by using data compression. Elsevier Nanoelectronics, pp 133\u2013152. https:\/\/doi.org\/10.1016\/B978-0-12-813353-8.00001-4","DOI":"10.1016\/B978-0-12-813353-8.00001-4"},{"key":"4394_CR59","doi-asserted-by":"publisher","unstructured":"Azad Z, Farbeh H, Monazzah AMH (2018) Orient: organized interleaved eccs for new stt-mram caches. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp 1187\u20131190. https:\/\/doi.org\/10.23919\/DATE.2018.8342194","DOI":"10.23919\/DATE.2018.8342194"},{"key":"4394_CR60","doi-asserted-by":"publisher","unstructured":"Cheshmikhani E, Farbeh H, Asadi H (2019) ROBIN: incremental oblique interleaved ECC for reliability improvement in STT-MRAM caches. In: Proceedings of the 24th Asia and South Pacific Design Automation Conference, pp. 173\u2013178. Doi: https:\/\/doi.org\/10.1145\/3287624.3287686","DOI":"10.1145\/3287624.3287686"},{"key":"4394_CR61","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1109\/TNANO.2021.3049694","volume":"20","author":"E Garz\u00f3n","year":"2021","unstructured":"Garz\u00f3n E, De Rose R, Crupi F, Teman A, Lanuzza M (2021) Exploiting STT-MRAMs for cryogenic non-volatile cache applications. IEEE Trans Nanotechnol 20:123\u2013128. https:\/\/doi.org\/10.1109\/TNANO.2021.3049694","journal-title":"IEEE Trans Nanotechnol"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04394-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-022-04394-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04394-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,4]],"date-time":"2022-07-04T14:10:09Z","timestamp":1656943809000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-022-04394-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,17]]},"references-count":61,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2022,7]]}},"alternative-id":["4394"],"URL":"https:\/\/doi.org\/10.1007\/s11227-022-04394-7","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,17]]},"assertion":[{"value":"11 February 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 March 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}