{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:25:51Z","timestamp":1758709551098,"version":"3.37.3"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"13","license":[{"start":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T00:00:00Z","timestamp":1650067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T00:00:00Z","timestamp":1650067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s11227-022-04444-0","type":"journal-article","created":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T10:31:31Z","timestamp":1650105091000},"page":"15358-15380","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A multi-application approach for synthesizing custom network-on-chips"],"prefix":"10.1007","volume":"78","author":[{"given":"Somayeh","family":"Kashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad","family":"Patooghy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dara","family":"Rahmati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2874-6256","authenticated-orcid":false,"given":"Mahdi","family":"Fazeli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,4,16]]},"reference":[{"key":"4444_CR1","doi-asserted-by":"crossref","unstructured":"Benini L, De Micheli G (2002) Networks on Chips: a new SoC paradigm, design, automation and test in europe (DATE) conference and exhibition","DOI":"10.1109\/2.976921"},{"key":"4444_CR2","volume-title":"Network-on-chip-the next generation of system-on-chip","author":"S Kundu","year":"2015","unstructured":"Kundu S, Chattopadhyay S (2015) Network-on-chip-the next generation of system-on-chip. CRC Press, Boca Raton"},{"key":"4444_CR3","doi-asserted-by":"crossref","unstructured":"Chan J, Parameswaran S (2008) NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks, Asia and South Pacific Design Automation Conference (ASP-DAC)","DOI":"10.1109\/ASPDAC.2008.4483953"},{"key":"4444_CR4","doi-asserted-by":"crossref","unstructured":"Murali S et al (2006) A methodology for mapping multiple use-cases onto networks on chips. Design, Automation & Test in Europe Conference & Exhibition (DATE)","DOI":"10.1109\/DATE.2006.244007"},{"key":"4444_CR5","doi-asserted-by":"crossref","unstructured":"Yang B et al (2013) Mapping multiple applications with unbounded and bounded number of cores on many-core networks-on-chip, Microprocessors and Microsystems (MICPRO)","DOI":"10.1016\/j.micpro.2012.08.005"},{"key":"4444_CR6","doi-asserted-by":"crossref","unstructured":"Zhu D et al (2014) Balancing on-chip network latency in multi-application mapping for chip-multiprocessors. In: IEEE 28th international parallel & distributed processing (PDP)","DOI":"10.1109\/IPDPS.2014.94"},{"key":"4444_CR7","doi-asserted-by":"crossref","unstructured":"Upadhyay M et al (2019) Multi-application based network-on-chip design for mesh-of-tree topology using global mapping and reconfigurable architecture. In: International conference on VLSI design (VLSID)","DOI":"10.1109\/VLSID.2019.00119"},{"key":"4444_CR8","doi-asserted-by":"crossref","unstructured":"Ali H et al (2019) Energy optimization of streaming applications in IoT on NoC based Heterogeneous MPSoCs using Re-timing and DVFS, IEEE SmartWorld, Ubiquitous Intelligence & Computing","DOI":"10.1109\/SmartWorld-UIC-ATC-SCALCOM-IOP-SCI.2019.00240"},{"key":"4444_CR9","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1016\/j.vlsi.2018.02.012","volume":"65","author":"J Huang","year":"2018","unstructured":"Huang J et al (2018) Reconfigurable topology synthesis for application-specific NoC on partially dynamically reconfigurable systems. Integr VLSI J 65:331\u2013343","journal-title":"Integr VLSI J"},{"key":"4444_CR10","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1016\/j.sysarc.2019.07.002","volume":"98","author":"S Deniziak","year":"2019","unstructured":"Deniziak S, Tomaszewski R (2019) Co-synthesis of contention-free energy-efficient NOC-based real time embedded systems. J Syst Archit 98:92\u2013101","journal-title":"J Syst Archit"},{"key":"4444_CR11","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1016\/j.vlsi.2020.09.001","volume":"76","author":"P Narayanasamy","year":"2020","unstructured":"Narayanasamy P et al (2020) Custom NoC topology generation using discrete antlion trapping mechanism. Integr VLSI J 76:76\u201386","journal-title":"Integr VLSI J"},{"key":"4444_CR12","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1016\/j.vlsi.2021.08.005","volume":"81","author":"S Kashi","year":"2021","unstructured":"Kashi S et al (2021) An energy efficient synthesis flow for application specific SoC design. Integr VLSI J 81:331\u2013341","journal-title":"Integr VLSI J"},{"key":"4444_CR13","unstructured":"Ho WH, Pinkston TM (2003) A methodology for designing efficient on-chip interconnects on well-behaved communication patterns, high-performance computer architecture (HPCA) (2003)"},{"issue":"1","key":"4444_CR14","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"PK Sahu","year":"2013","unstructured":"Sahu PK, Chattopadhyay S (2013) A survey on application mapping strategies for Network-on-Chip design. J Syst Archit 59(1):60\u201376","journal-title":"J Syst Archit"},{"key":"4444_CR15","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1016\/j.mejo.2017.09.010","volume":"70","author":"N Kumar","year":"2017","unstructured":"Kumar N et al (2017) System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectron J 70:16\u201326","journal-title":"Microelectron J"},{"key":"4444_CR16","doi-asserted-by":"crossref","unstructured":"Khan S et al (2017) Bandwidth-constrained multi-objective segmented brute-force algorithm for efficient mapping of embedded applications on NoC architecture, Data-Driven Monitoring, Fault Diagnosis and Control of Cyber-Physical Systems, Vol. 6 (2017)","DOI":"10.1109\/ACCESS.2017.2778340"},{"key":"4444_CR17","doi-asserted-by":"crossref","unstructured":"Obaidullah M et al (2018) Multi-swarm based NoC configuration and synthesis. In: IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) (2018)","DOI":"10.1109\/NORCHIP.2018.8573462"},{"key":"4444_CR18","doi-asserted-by":"crossref","unstructured":"Gangwar A et al (2020) Automated Synthesis of custom networks-on-chip for real world applications. In: International conference on computer aided design (ICCAD) (2020)","DOI":"10.1145\/3400302.3415656"},{"key":"4444_CR19","doi-asserted-by":"crossref","unstructured":"Kumar AS, HanumanthaRao STVK (2021) Computers & Electrical Engineering, 95","DOI":"10.1016\/j.compeleceng.2021.107441"},{"key":"4444_CR20","doi-asserted-by":"crossref","unstructured":"Modarressi M et al (2011) Application-aware topology reconfiguration for on-chip networks, IEEE Trans Very Large Scale Integr (TVLSI) Syst 19(11)","DOI":"10.1109\/TVLSI.2010.2066586"},{"key":"4444_CR21","unstructured":"Soumya J et al (2014) Multi-application network-on chip design using global mapping and local reconfiguration. ACM Trans Reconfigurable Technol Syst"},{"key":"4444_CR22","doi-asserted-by":"crossref","unstructured":"Mehrvarzy , et al (2016) Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology, Microprocessors and Microsystems (MICPRO)","DOI":"10.1016\/j.micpro.2016.03.004"},{"issue":"8","key":"4444_CR23","doi-asserted-by":"publisher","first-page":"1264","DOI":"10.1109\/TCAD.2015.2422843","volume":"34","author":"C Wu","year":"2015","unstructured":"Wu C et al (2015) An efficient application mapping approach for the co-optimization of reliability, energy, and performance in reconfigurable NoC architectures. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 34(8):1264\u20131277","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"key":"4444_CR24","unstructured":"Kidane H Leake, Bourennane EB (2018) Run-time reconfigurable network-on-chip: a survey. In: International multi-conference on systems, signals & devices (SSD)"},{"key":"4444_CR25","doi-asserted-by":"publisher","first-page":"101664","DOI":"10.1016\/j.sysarc.2019.101664","volume":"100","author":"HK Nguyen","year":"2019","unstructured":"Nguyen HK, Tran X-T (2019) A novel reconfigurable router for QoS guarantees in real-time NoC-based MPSoCs. J Syst Archit 100:101664","journal-title":"J Syst Archit"},{"key":"4444_CR26","doi-asserted-by":"crossref","unstructured":"Huang J et al (2017) Reconfigurable topology synthesis for application-specific NoC on partially dynamically reconfigurable FPGAs. In: ACM\/IEEE international workshop on system level interconnect prediction (SLIP)","DOI":"10.1109\/SLIP.2017.7974907"},{"key":"4444_CR27","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/s10617-017-9193-9","volume":"21","author":"MS Moghaddam","year":"2017","unstructured":"Moghaddam MS et al (2017) Optimal mapping of program overlays onto many-core platforms with limited memory capacity. Des Autom Embed Syst 21:173\u2013194","journal-title":"Des Autom Embed Syst"},{"key":"4444_CR28","doi-asserted-by":"crossref","unstructured":"abbaszadeh M et a .(2020) ANDRESTA: an Automated NoC-based design flow for real-time streaming applications. In: CSI\/CPSSI international symposium on real-time and embedded systems and technologies (RTEST)","DOI":"10.1109\/RTEST49666.2020.9140136"},{"issue":"6","key":"4444_CR29","doi-asserted-by":"publisher","first-page":"1284","DOI":"10.1109\/TVLSI.2019.2899575","volume":"27","author":"J Siast","year":"2019","unstructured":"Siast J et al (2019) RingNet: a memory-oriented network-on-chip designed for FPGA. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(6):1284\u20131297","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"4444_CR30","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1016\/j.jpdc.2018.02.033","volume":"133","author":"L Kalms","year":"2018","unstructured":"Kalms L, G\u00f6hringer D (2018) Scalable clustering and mapping algorithm for application distribution on heterogeneous and irregular FPGA clusters. J Parallel and Distrib Comput 133:367\u2013376","journal-title":"J Parallel and Distrib Comput"},{"key":"4444_CR31","doi-asserted-by":"crossref","unstructured":"Hansson A et al (2007) Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In: Design, automation & test in Europe conference & exhibition (DATE)","DOI":"10.1109\/DATE.2007.364416"},{"key":"4444_CR32","doi-asserted-by":"crossref","unstructured":"Sepulveda J et al (2011) A multi-objective approach for multi-application NoC mapping. In: IEEE second Latin American symposium on circuits and systems (LASCAS) (2011)","DOI":"10.1109\/LASCAS.2011.5750275"},{"key":"4444_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.jpdc.2016.04.006","volume":"96","author":"D Li","year":"2016","unstructured":"Li D, Wu J (2016) Energy-efficient contention-aware application mapping and scheduling on NoC-based MPSOCS. J Parallel Distrib Comput 96:1\u201311","journal-title":"J Parallel Distrib Comput"},{"key":"4444_CR34","doi-asserted-by":"crossref","unstructured":"Seiculescu C et al (2009) NoC topology synthesis for supporting shutdown of voltage Islands in SoCs, Design Automation Conference (DAC)","DOI":"10.1145\/1629911.1630121"},{"issue":"7","key":"4444_CR35","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1109\/TCAD.2017.2650989","volume":"36","author":"K Wang","year":"2017","unstructured":"Wang K et al (2017) TSF3D: MSV-driven power optimization for application-specific 3D network-on-chip. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 36(7):1089\u20131102","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"issue":"12","key":"4444_CR36","doi-asserted-by":"publisher","first-page":"1987","DOI":"10.1109\/TCAD.2010.2061610","volume":"29","author":"C Seiculescu","year":"2010","unstructured":"Seiculescu C et al (2010) SunFloor 3D: a tool for networks on chip topology synthesis for 3-D systems on chips. IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD) 29(12):1987\u20132000","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst (TCAD)"},{"key":"4444_CR37","unstructured":"Pinto A et al (2003) Efficient synthesis of networks on chip. In: International conference on computer design (ICCD)"},{"key":"4444_CR38","doi-asserted-by":"crossref","unstructured":"Hendrickson B, Leland R (1994) The Chaco user guide: version 2.0, Sandia Tech Report SAND942692","DOI":"10.2172\/10106339"},{"issue":"1","key":"4444_CR39","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TVLSI.2015.2399279","volume":"24","author":"N Kapadia","year":"2016","unstructured":"Kapadia N, Pasricha S (2016) A system-level cosynthesis framework for power delivery and on-chip data networks in application-specific 3-D ICs. IEEE Trans VLSI Syst (TVLSI) 24(1):3\u201316","journal-title":"IEEE Trans VLSI Syst (TVLSI)"},{"issue":"6","key":"4444_CR40","doi-asserted-by":"publisher","first-page":"1120","DOI":"10.1109\/TVLSI.2003.817546","volume":"11","author":"SN Adya","year":"2003","unstructured":"Adya SN, Markov IL (2003) Fixed-outline floorplanning: enabling hierarchical design. IEEE Trans VLSI Syst (TVLSI) 11(6):1120\u20131135","journal-title":"IEEE Trans VLSI Syst (TVLSI)"},{"issue":"11","key":"4444_CR41","doi-asserted-by":"publisher","first-page":"2045","DOI":"10.1109\/TVLSI.2010.2068064","volume":"19","author":"D Matos","year":"2010","unstructured":"Matos D et al (2010) Reconfigurable routers for low power and high performance. IEEE Trans VLSI Syst (TVLSI) 19(11):2045\u20132057","journal-title":"IEEE Trans VLSI Syst (TVLSI)"},{"key":"4444_CR42","doi-asserted-by":"publisher","first-page":"1348","DOI":"10.1016\/j.sysarc.2013.09.001","volume":"59","author":"A Tino","year":"2013","unstructured":"Tino A, Khan G (2013) High performance NoC synthesis using analytical modeling and simulation with optimal power and minimal IC area. J Syst Archit 59:1348\u20131363","journal-title":"J Syst Archit"},{"key":"4444_CR43","doi-asserted-by":"crossref","unstructured":"Kahng A et al (2009) Orion 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: Design, automation test in europe conference exhibition (DATE)","DOI":"10.1109\/DATE.2009.5090700"},{"issue":"2","key":"4444_CR44","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/LES.2015.2402197","volume":"7","author":"AB Kahng","year":"2015","unstructured":"Kahng AB et al (2015) ORION3.0: a comprehensive NoC router estimation tool. IEEE Embed Syst Lett 7(2):41\u201345","journal-title":"IEEE Embed Syst Lett"},{"key":"4444_CR45","doi-asserted-by":"crossref","unstructured":"Li S et al (2009) McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Annual IEEE\/ACM international symposium on microarchitecture (MICRO)","DOI":"10.1145\/1669112.1669172"},{"key":"4444_CR46","doi-asserted-by":"crossref","unstructured":"Skadron K et al (2003) Temperature-aware microarchitecture. In: 30th International symposium on computer architecture (ISCA)","DOI":"10.1145\/859618.859620"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04444-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-022-04444-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04444-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T15:12:25Z","timestamp":1659971545000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-022-04444-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,16]]},"references-count":46,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["4444"],"URL":"https:\/\/doi.org\/10.1007\/s11227-022-04444-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2022,4,16]]},"assertion":[{"value":"3 March 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 April 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}